

STMP35XX Reference Schematics

Revision History


REV. A - 3/3/03
Original Release

REV. B - 8/20/03
Added Switched USB Jack 3500 page
Added 35XX 1-Channel Buck page
Edited boot mode tables.
Updated the Buck mode Play/Pswitch circuit to prevent excessive current being injected into the Pswitch pin.
Added Optional Line-In circuit to Optional Circuits Page.
Removed TEA5757 FM Tuner.
Removed 35XX 144QFP information.
Added Panasonic BTF-03 FM Tuner page.
Removed C115 and C116, optional ESD caps on USB D+ and D-.
Removed R139, NOPOP resistor shorting VDDIO to VDDIO_P.
Changed LED drive to match 3410 Rev. G schematics (and keep the same polarity as 3410 SDK LEDs).
Changed the value of resistors to Pswitch from 47K to 20K.
Added pull-up resistors on MMC socket pins 8 and 9.
Added optional 16-bit NAND support.
Updated Boot Mode tables.
Removed SmartMedia circuit.
Changed default TEA5767 FM Tuner connections as follows:
FM_DATA changed from GPIO_19 to I2C_DATA
FM_CLOCK changed from GPIO_18 to I2C_CLK
SWP1 changed from I2C_CLK to GPIO_33

Added SW24 (Reset Button) option to STMP35XX pages.
Removed 1K pull-up to VDDIO on the Hold Switch.

NOTE: These schematics are preliminary and are subject to change.


Block Diagram



To use these schematics to create a design:

1) Select USB and Microphone options on "USB & MICROPHONE" page	
2) Select one of the audio pages:	100QFP STMP35XX Audio Options 144BGA STMP35XX Audio Options
3) Select one of the STMP35XX pages:	STMP35XX 100-TQFP Boost Mode STMP35XX 100-TQFP Single Channel Buck Mode STMP35XX 144-BGA Dual Channel Buck Mode STMP35XX USB Shared Jack Boost Mode
4) Select one of the "Memory" pages:	NAND flash only MMC + NAND flash
5) Select options on the "Display" page as required.	
6) Select options on the "Buttons" page as required.	
7) If required, select one of the "FM Tuner" pages.	
8) If required, select any of the circuits on the "Optional Circuits" page.	

Rev. B

		SigmaTel, Inc. 3815 Capital of Texas Hwy. Suite 300 Austin, TX 78704 tel: (512)381-3700 www.sigmatel.com
Title		
STMP35XX Reference Schematics		
Page		
Revision History		
Size	This design is the property of SigmaTel, Inc. It is offered on an "as is" basis, and carries no implied warranty.	Rev
B		B
Date:	Monday, September 08, 2003	Sheet 1 of 15

USB 2.0 Connector

Route USB D+ and D- according to the High Speed USB2.0 Design Guidelines.


D+ and D- should have a 90 ohm differential trace impedance.

Use 20 mil minimum spacing between D+ and D- and other signal lines.

In order to maximize ESD immunity, the industrial design plastics should expose the USB Connector as little as possible.

L13 and L14 are placeholders for optional ferrites that can be populated for ESD immunity if necessary. If they are not required, populate a 0 ohm resistor.


CN1 Pins 6-9 are pins connecting to the USB connector outer shield



Microphone Bias Options


OPTION 1: Microphone using LRADC1 MIC_BIAS

Note: If the LRADC1 line is unavailable, LRADC2 may be used for the Microphone Bias. If both LRADC1 and LRADC2 are unavailable, use OPTION 2.



OPTION 2: Microphone using VDDIO bias

Use this circuit if it is not possible to use the LRADC microphone bias circuit.



Title
STMP35XX Reference Schematics

Page
USB & MICROPHONE


Size B This design is the property of SigmaTel, Inc. It is offered on an "as is" basis, and carries no implied warranty. Rev B

Date: Monday, September 08, 2003 Sheet 2 of 15

100QFP STMP35XX AUDIO OPTIONS


For a design using a 100QFP with an FM Tuner or Line-In Jack:

AC-Coupled Headphone Jack



NOTE: HP_GND_A is the antenna for designs with an FM Tuner


OPTION 1: LINE-IN CIRCUIT ONLY



OPTION 3: FM TUNER ONLY




OPTION 2: LINE-IN JACK + FM TUNER



For the 100 Pin QFP package, only one set of LINE IN inputs are available. If a LINE-IN Jack and an FM Tuner are both included in the design, they will need to share the LINE-IN input. This circuit uses a switched audio jack to switch between LINE-IN and FM Tuner. When nothing is plugged into the jack, the FM Tuner is connect to the LINE-IN inputs. When a plug is inserted, the FM Tuner will be disconnect.

For a design using a 100QFP with no FM Tuner or Line-In Jack:

Direct Drive Headphone Jack



This connection should be as close to the Headphone Jack as possible.

	SigmaTel, Inc. 3815 Capital of Texas Hwy. Suite 300 Austin, TX 78704 tel: (512)381-3700 www.sigmatel.com
	Title STMP35XX Reference Schematics

Page
100QFP AUDIO OPTIONS


Size B This design is the property of SigmaTel, Inc. It is offered on an "as is" basis, and carries no implied warranty. Rev B

Date: Monday, September 08, 2003 Sheet 3 of 15

144BGA STMP35XX AUDIO OPTIONS


For a design using a 144BGA with FM TUNER and Line-In Jack :

AC-Coupled Headphone Jack



NOTE: HP_GND_A is the antenna for designs with an FM Tuner


Direct Drive Headphone Jack



OR

This connection should be as close to the Headphone Jack as possible.
NOTE: HP_GND_A is the antenna for designs with an FM Tuner


LINE-IN CIRCUIT



FM TUNER




LINE-IN JACK + FM TUNER



If a LINE-IN Jack and an FM Tuner are both included in the design, they will need to share the LINE-IN input. This circuit uses a switched audio jack to switch between LINE-IN and FM Tuner. When nothing is plugged into the jack, the FM Tuner is connect to the LINE-IN inputs. When a plug is inserted, the FM Tuner will be disconnect.


For a design using a 144BGA with FM Tuner or Line-In Jack:

Direct Drive Headphone Jack




This connection should be as close to the Headphone Jack as possible.
NOTE: HP_GND_A is the antenna for designs with an FM Tuner

OPTION 1: LINE-IN CIRCUIT ONLY




OPTION 2: FM TUNER ONLY



		SigmaTel, Inc. 3815 Capital of Texas Hwy. Suite 300 Austin, TX 78704 tel: (512)381-3700 www.sigmatel.com
Title		
STMP35XX Reference Schematics		
Page		
144BGA AUDIO OPTIONS		
Size	This design is the property of SigmaTel, Inc. It is offered on an "as is" basis, and carries no implied warranty.	
B		Rev B
Date:	Monday, September 08, 2003	Sheet 4 of 15

STMP35XX 100-Pin TQFP - BOOST MODE

This circuit shows the STMP35XX in a NiMH or 1.5V Alkaline boost-mode configuration. For the NiMH case, the battery may be charged using USB_5V as a source. The charge current will be delivered through the DCDC_BATT pin. Care must be taken in the design to ensure that the user may not charge an alkaline battery.



IMPORTANT DESIGN NOTES

The D14 diode may be required for battery charge applications.

The L2 inductor is a critical component - for best battery life, L2 should be a quality, low-ESR inductor. The Panasonic ELLHB inductor or equivalent is recommended for this component.

The industrial design plastics should mechanically prevent a battery accidentally inserted backwards from making contact with the battery terminals.

Route VDD_BAT as a 30mil trace from the positive battery terminal to the L2 inductor, and from the L2 inductor to the STMP35XX DCDC_BATT pin.

Route GND back to the battery negative terminal as either a 30mil trace or as part of a wide digital ground plane




STMP35XX BOOT MODE SELECT

BOOT MODE	GPIO			
	00	01	02	03
3.3V NAND w/Play Recovery	1	1	0	1
3.3V NAND w/PSwitch Recovery	1	1	0	1
1.8V NAND w/Play Recovery	1	1	0	0
1.8V NAND w/PSwitch Recovery	1	1	0	1
SPI Master	1	0	1	0
SPI Slave	1	0	1	1
I2C Master	1	0	1	0
I2C Slave	1	0	0	1
USB	1	0	0	1

3.3V NAND w/ Play Recovery is the Default Boot Mode.

Populate either a pull-up or a pull-down on these GPIOs to select the desired Boot Mode


All resistors are 47K RES0603. However, it may be necessary to use a stronger pull-down, such as a 10K, depending on the LCD used.




STMP35XX 100-Pin TQFP - 1 CHANNEL BUCK MODE

This circuit shows STMP35XX in a Li-Ion single buck-mode configuration. This schematic assumes a Li-Ion battery voltage of 3.0V to 4.2V. The Li-Ion battery will be recharged using USB_5V as a source, with the constant current charge current being delivered through the BATT pin.

Regulator Enable Circuit



Power/Play Switch



Note: For players with a non-removable battery (i.e. rechargeable), it may be necessary to include switch SW24 (Reset) to allow the user to enter Player Recovery Mode. For players with a removable battery (i.e. alkaline), this switch is not necessary.

IMPORTANT DESIGN NOTES

The L2 inductor is a critical component - for best battery life, L2 should be a quality, low-ESR inductor. The Panasonic ELL6H inductor or equivalent is recommended for this component.

The industrial design plastics should mechanically prevent a battery accidentally inserted backwards from making contact with the battery terminals.

Route VDD_BAT as a 30mil trace from the positive battery terminal to the STMP35XX input.

Route GND back to the battery negative terminal as either a 30mil trace or as part of a wide digital ground plane



STMP35XX BOOT MODE SELECT

BOOT MODE	GPIO				
	00	01	02	03	08
3.3V NAND w/Play Recovery	1	1	0	1	0
3.3V NAND w/PSwitch Recovery	1	1	0	1	1
1.8V NAND w/Play Recovery	1	1	0	0	0
1.8V NAND w/PSwitch Recovery	1	1	0	0	1
SPI Master	1	0	1	0	1
SPI Slave	1	0	1	1	1
I2C Master	1	0	1	1	0
I2C Slave	1	0	0	1	1
USB	1	0	0	1	0


3.3V NAND w/ Play Recovery is the Default Boot Mode.

Populate either a pull-up or a pull-down on these GPIOs to select the desired Boot Mode

All resistors are 47K RES0603. However, it may be necessary to use a stronger pull-down, such as a 10K, depending on the LCD used.



GROUNDING & POWER



SigmaTel, Inc.
3815 Capital of Texas Hwy.
Suite 300
Austin, TX 78704
tel: (512)381-3700
www.sigmatel.com

STMP35XX Reference Schematics



Page: STMP35XX 100-Pin TQFP - 1 Channel Buck Mode

Size: C This design is the property of SigmaTel, Inc. It is offered on an "as is" basis, and carries no implied warranty. Rev: 8

Date: Thursday, September 04, 2003 Sheet: 6 of 15

STMP35XX 144-Pin BGA 2 Channel BUCK MODE

This circuit shows STMP35XX in a Li-Ion buck-mode configuration. This schematic assumes a Li-Ion battery voltage of 3.0V to 4.2V. The Li-Ion battery will be recharged using USB_5V as a source, with the charge current being delivered through the BATT pin.




IMPORTANT DESIGN NOTES

The L2 and L18 inductors are critical components - for best battery life, these inductors should be a quality, low-ESR inductor. The Panasonic ELL6H inductor or equivalent is recommended.


The industrial design plastics should mechanically prevent a battery accidentally inserted backwards from making contact with the battery terminals.

Route VDD_BAT as a 30mil trace from the positive battery terminal to the STMP35XX input.

Route GND back to the battery negative terminal as either a 30mil trace or as part of a wide digital ground plane





STMP35XX 144-Pin BGA



STMP35XX 100-Pin TQFP - Switched USB Jack - BOOST MODE

This circuit shows the STMP35XX in a NiMH or 1.5V Alkaline boost-mode configuration. The USB Jack is used for both USB and for supplying the battery connection. Battery charge is not available in this configuration.




STMP35XX BOOT MODE SELECT

BOOT MODE	GPIO				
	00	01	02	03	08
3.3V NAND w/Play Recovery	1	1	0	1	0
3.3V NAND w/PSwitch Recovery	1	1	0	1	1
1.8V NAND w/Play Recovery	1	1	0	0	0
1.8V NAND w/PSwitch Recovery	1	1	0	0	1
SPI Master	1	0	1	0	1
SPI Slave	1	0	1	1	1
I2C Master	1	0	1	1	0
I2C Slave	1	0	0	1	1
USB	1	0	1	1	0

3.3V NAND w/Play Recovery is the Default Boot Mode.

Populate either a pull-up or a pull-down on these GPIOs to select the desired Boot Mode



All resistors are 47K RES0603. However, it may be necessary to use a stronger pull-down, such as a 10K, depending on the LCD used.



NOTE: Vag and Vbg filter caps should have their ground return paths to Vssa1, pin 72.


One cap between each PWR and GND pair.

XTAL must be close to the STMP35XX



VDDIO_P Power Switch

This circuit creates a VDDIO_P for peripheral devices. When the player is powered-down, VDDIO_P will drop to GND. This allows peripheral devices to receive a power-on reset, since VDDIO drops to the battery voltage when the player is powered down.



IMPORTANT NOTES

The PFET used Q26 and Q30 in this circuit should have an Rds,on less than 2 ohms when Vgs = -2.8V. A good choice is an Si2305 transistor or equivalent.

The PNP transistor used for Q28 should have low Vce,sat characteristics. When the power button is pressed, the transistor base current will be about 1mA when the 5V_or_1.5V power rail is .9V. At this point, the STMP35XX will begin to start up and VDD_BAT will require about 35mA, which will be the current flowing through the collector of the FMMT717 transistor. Given 35mA of collector current and 1mA base current, the Vce,sat of the FMMT717 transistor will be about 12mV. Because the voltage on the PSWITCH pin must also be > 900mV during startup, the battery voltage required for startup using the FMMT717 transistor will be about 912mV. Similarly, the battery voltage required for startup using a FMMT591A transistor will be about 940mV. If a PNP transistor with higher Vce,sat characteristics is used, such as the MMBT3906, the startup voltage will be 1.05V or higher. Please consult the transistor datasheet.


The NFET used for Q27 should have characteristics similar to the Si2312DS N-channel mosfet. The minimum gate threshold voltage must be 1.2V or less. The most important characteristic of this mosfet is the Rds,on for a given Vgs. The Rds,on should be 0.06 ohms or less when Vgs = 1.8V. Using a mosfet with higher Rds,on characteristics may decrease battery life.

The L2 inductor is a critical component - for best battery life, L2 should be a quality, low-ESR inductor. The Panasonic ELLH inductor or equivalent is recommended for this component.

Route VDD_BAT as a 30mil trace from the positive battery terminal to the STMP35XX input.

Route GND back to the battery negative terminal as either a 30mil trace or as part of a wide digital ground plane

GROUNDING & POWER



SIGMATEL

SigmaTel, Inc.
3815 Capital of Texas Hwy.
Suite 300
Austin, TX 78704
tel: (512)381-3700
www.sigmatel.com


STMP35XX Reference Schematics

Page **STMP35XX 100-Pin TQFP - Boost Mode**

Size C This design is the property of SigmaTel, Inc. It is offered on an "as is" basis, and carries no implied warranty. Rev B

Date: Monday, September 08, 2003 Sheet 8 of 15


NAND Flash




NOTES:

1. The WP# pull-down resistor is required to protect the flash memory from inadvertent writes during power transitions.
2. The CE# pull-up resistor is required to keep the flash de-selected during power transitions.
3. A pull-up resistor is required on the FLASH_RDY signal because the flash output is open drain.


FLASH_RDY Pullup




WP# Pulldown




CE0# Pullup




MultiMedia Card Socket




Integration



Optional Second NAND Flash



CE1# Pullup



NOTES:

1. The CE# pull-up resistor is required to keep the flash de-selected during power transitions.

STMP35XX CHIP ENABLE ASSIGNMENT

If using more than one NAND chip, the first chip MUST be attached to CE0#, the second MUST be attached to CE1#, and the third MUST be attached to CE2#. The software requires that the NAND chip enables start at CE0# and be consecutive.

If using a NAND and a MMC Card, it is recommended that the MMC Card use CE3# by default, but this is not required.


	SigmaTel, Inc. 3815 Capital of Texas Hwy. Suite 300 Austin, TX 78704 tel: (512)381-3700 www.sigmatel.com
	Title STMP35XX Reference Schematics

Page
Main Memory - NAND & MMC

Size B This design is the property of SigmaTel, Inc. It is offered on an "as is" basis, and carries no implied warranty. Rev B

Date: Monday, September 08, 2003 Sheet 9 of 15


NAND Flash




NOTES:

1. The WP# pull-down resistor is required to protect the flash memory from inadvertent writes during power transitions.
2. The CE# pull-up resistor is required to keep the flash de-selected during power transitions.
3. A pull-up resistor is required on the FLASH_RDY signal because the flash output is open drain.


FLASH_RDY Pullup




WP# Pulldown




CE0# Pullup



Optional Second NAND Flash



CE1# Pullup




NOTES:

1. The CE# pull-up resistor is required to keep the flash de-selected during power transitions.

Integration

On Page Labels	STMP35XX Labels
----------------	-----------------



STMP35XX CHIP ENABLE ASSIGNMENT

If using more than one NAND chip, the first chip MUST be attached to CE0#, the second MUST be attached to CE1#, and the third MUST be attached to CE2#. The software requires that the NAND chip enables start at CE0# and be consecutive.

If using a NAND and a MMC Card, it is recommended that the MMC Card use CE3# by default, but this is not required.

	SigmaTel, Inc. 3815 Capital of Texas Hwy. Suite 300 Austin, TX 78704 tel: (512)381-3700 www.sigmatel.com
--	--


Title: **STMP35XX Reference Schematics**

Page: **Main Memory - NAND Flash**



Size: B	This design is the property of SigmaTel, Inc. It is offered on an "as is" basis, and carries no implied warranty.	Rev: A
---------	---	--------

Date: Monday, September 08, 2003 Sheet: 10 of 15

DOT-MATRIX LCD




OPTIONAL PWM EL BACKLIGHT




Integration

On Page Labels	STMP35XX Labels
LCD_CS#	GPIO_08
LCD_DS	GPIO_10
LCD_RS	GPIO_11
LCD_D0	GPIO_00
LCD_D1	GPIO_01
LCD_D2	GPIO_02
LCD_D3	GPIO_03
LCD_D4	GPIO_04
LCD_D5	GPIO_05
LCD_D6	GPIO_06
LCD_D7	GPIO_07
LCD_RESET	GPIO_44
BL_ON	GPIO_09
GPIO_19	GPIO_19
GPIO_18	GPIO_18

Optional LED Backlight




Optional LEDs




		SigmaTel, Inc. 3815 Capital of Texas Hwy. Suite 300 Austin, TX 78704 tel: (512)381-3700 www.sigmatel.com
Title: STMP35XX Reference Schematics		
Page: Display & Backlight		
Size: B	This design is the property of SigmaTel, Inc. It is offered on an "as is" basis, and carries no implied warranty.	Rev: A
Date: Monday, September 08, 2003	Sheet: 11 of 15	1

Hold Switch



If a HOLD switch is not required, your design **MUST** either disable the HOLD functionality in the firmware OR leave the R43 pull-down on the HOLD_SW line.


OPTIONAL JOG DIAL



Integration


On Page Labels	STMP35XX Labels
PLAY_SW >>	>>GPIO_34
SCAN_C4 >>	>>GPIO_42
SCAN_C3 >>	>>GPIO_46
SCAN_C2 >>	>>GPIO_47
SCAN_C1 >>	>>GPIO_48
SCAN_R3 >>	>>GPIO_50
SCAN_R2 >>	>>GPIO_43
SCAN_R1 >>	>>GPIO_49
PSWITCH >>	<<PSWITCH
HOLD_SW >>	>>GPIO_35

Buttons



NOTE: If the HOLD switch or certain button SCAN lines are not required for your design, you **MUST** either include pull-down resistors on the HOLD, SCAN_R1, SCAN_R2, and SCAN_R3 lines OR disable the unused lines in the firmware.

OPTIONAL ROTARY ENCODER




	SigmaTel, Inc. 3815 Capital of Texas Hwy. Suite 300 Austin, TX 78704 tel: (512)381-3700 www.sigmatel.com
	Title STMP35XX Reference Schematics

Page	Buttons	
Size B	This design is the property of SigmaTel, Inc. It is offered on an "as is" basis, and carries no implied warranty.	Rev B
Date:	Monday, September 08, 2003	Sheet 12 of 15

Integration

On Page Labels	STMP35XX Labels
FM_CLOCK	<<I2C_CLK
FM_DATA	<<I2C_DATA
FM_R	<<LINE_IN_R
FM_L	<<LINE_IN_L
BUS_EN	<<SE#
SWP1	<<GPIO_33
FM_WE	<<GPIO_51





NOTE: Currently, the TEA5767 is used in 3-wire mode. In future versions of the 35XX SDK, the TEA5767 may be accessed in I2C mode, which frees up one GPIO. In order to support both modes, FM_DATA and FM_CLOCK should have pull-up resistors, and the BUS_MODE pin should have options to populate either a pull-up or pull-down resistor.

	SigmaTel, Inc. 3815 Capital of Texas Hwy. Suite 300 Austin, TX 78704 tel: (512)381-3700 www.sigmatel.com
--	--

Title		STMP35XX Reference Schematics	
Page		FM Tuner - Philips TEA5767HN	
Size	B	This design is the property of SigmaTel, Inc. It is offered on an "as is" basis, and carries no implied warranty.	Rev
Date:	Monday, September 08, 2003	Sheet	13 of 15

Optional FM Tuner Module


The Panasonic BTF-03 integrates the TEA5767 and most of the discrete components.




Integration

On Page Labels	STMP35XX Labels
FM_CLOCK	<<I2C_CLK
FM_DATA	<<I2C_DATA
FM_R	<<LINE_IN_R
FM_L	<<LINE_IN_L
BUS_EN	<<SE#
SWP1	<<GPIO_33
FM_WE	<<GPIO_51


Option 2: DA-102 (TEA5767)



NOTE: Currently, the TEA5767 is used in 3-wire mode. In future versions of the 35XX SDK, the TEA5767 may be accessed in I2C mode, which frees up one GPIO. In order to support both modes, FM_DATA and FM_CLOCK should have pull-up resistors, and the BUS_MODE pin should have options to populate either a pull-up or pull-down resistor.

		SigmaTel, Inc. 3815 Capital of Texas Hwy. Suite 300 Austin, TX 78704 tel: (512)381-3700 www.sigmatel.com	
Title			
STMP35XX Reference Schematics			
Page			
FM Tuner Modules			
Size	This design is the property of SigmaTel, Inc. It is offered on an "as is" basis, and carries no implied warranty.		Rev
B			B
Date:	Monday, September 08, 2003	Sheet	14 of 15


SEGMENT LCD





Integration



Optional EL Backlighting




OPTIONAL HEADPHONE REMOTE






OPTIONAL 16-bit NAND Flash

NOTE: 16-bit NAND Flash support is only available on the 144BGA package.




- NOTES:**
1. The WP# pull-down resistor is required to protect the flash memory from inadvertent writes during power transitions.
 2. The CE# pull-up resistor is required to keep the flash de-selected during power transitions.
 3. A pull-up resistor is required on the FLASH_RDY signal because the flash output is open drain.




OPTIONAL I2C EEPROM Boot

Use Microchip 24LCxx-I/P or Equivalent
Booting from an EEPROM requires setting the Boot Mode to 'I2C Master'.




OPTIONAL ONCE PORT



OPTIONAL: Wall Power + USB Power Switch

This circuit allows the STMP35XX to power from an external wall power supply. In the case where wall power and USB power are both connected, the STMP35XX will power and/or recharge using the wall power supply.

To implement this circuit, remove the direct USB_5V connection on the STMP35XX VDD5V pin, and connect the USB_5V line through a FET as shown.



Note: the voltage on the STMP35XX VDD5V pin needs to be between 4.5V and 5.25V. If using a DC power supply greater than 5V, it may be necessary to insert a diode drop to meet this input voltage requirement.