

Advanced Information Version 1.0

Nov 12, 2006

T118B Video Display Controller

Table of Contents

1	IN	TRODUCTION	.3
	1.1	FEATURES	. 3
	1.2	GENERAL DESCRIPTION	
	1.3	APPLICATIONS	
	1.4	System Architecture	
	1.5	SYSTEM CONFIGURATIONS	
	1.6 1.7	PINOUT DIAGRAM	
		IEORY OF OPERATIONS	
2	IH		
	2.1	I ² C COMMAND PROTOCOL	
_	2.2	ANALOG FRONT END	
_	2.3	Y/C SEPARATION AND CHROMA DECODER DIGITAL COLOR TRANSIENT IMPROVEMENT (DCTI)	
_	2.4 2.5	DIGITAL COLOR TRANSIENT IMPROVEMENT (DCTT)	
	2.6	FIR SCALER	
-	2.7	BLACK-LEVEL EXTENSION (BLE)	
	2.8	COLOR SPACE CONVERTER	
2	2.9	GAMMA CORRECTION	17
	2.10	OSD	
2	2.11	TCON	30
3	RE	GISTER DESCRIPTION	33
	3.1	ADC REGISTER SET	33
	3.2	PICTURE ENHANCEMENT REGISTER SET	
2	3.3	SCALING REGISTER SET	46
2	3.4	COLOR SPACE CONVERTER REGISTER SET	
	3.5	OSD REGISTER SET	
-	3.6	LCD OUTPUT CONTROL REGISTER SET	
	3.7	TCON REGISTER SET Y/C SEPARATION AND CHROMA DECODER REGISTER SET	
	3.8		
4	EL	ECTRICAL CHARACTERISTICS	83
2	4.1	DIGITAL I/O PAD OPERATION CONDITION	83
	4.2	AC CHARACTERISTICS	
	4.3	ANALOG PROCESSING AND A/D CONVERTERS	
2	4.4	ABSOLUTE MAXIMUM RATING	84
5	PA	CKAGE DIMENSIONS	85
6	OF	RDERING INFORMATION	85
7	RF	VISIONS NOTE	86
8	GE	ENERAL DISCLAIMER	86
9	CC	ONTACT INFORMATION	86
-	20		20

1 Introduction

1.1 Features

Cost Effective Highly Integrated Triple ADC + + 2D Video Decoder + OSD + Scaler + TCON

- Integrates 9-bit Analog to Digital Converters (ADC) & Phase Locked Loop (PLL)
- Scaler supports 2-D adaptive intra-field deinterlacer and non-linear 16:9 aspect ratio.
- Requires no external Frame Buffer Memory for deinterlacer.
- Advanced On Screen Display (OSD) function
- Programmable Timing Controller (Tcon) for Car TV applications
- Multi-standard color decoder with 2D adaptive comb filter
- Innovative and flexible design to reduce total system cost

Triple 9-bit Analog to Digital Converters (ADC)

27 MSPS Conversion Rate

- Built-in Pre-amp, mid-level & ground clamp circuit
- Automatic Clamp Control for CVBS, Y/C and YPbPr
- Programmable Static Gain Control or Automatic Gain Control for CVBS ,Y/C or YPbPr
- Max Input configuration up to 6xCVBS, 2xSvideo and 2xCVBS or 1xCVBS, 1xS-Video and 1xYPbPr

Digital Video Enhancement

Separate Luminance and Chroma Enhancer

- Y Supports Luminance Peaking, DLTI, Black Level Expansion, Contrast and Brightness adjustment
- C Supports DCTI, Saturation and Hue adjustment.

Advanced Scaling Engine

Two Dimensions FIR Scaler

- Coefficient based sharpness filters
- 2-D edge enhancement
- Independent vertical and horizontal scaling ratio
- 16:9 Non-linear Aspect ratio
- Cell-based scaling to detail horizontal image pixels

LCD Interface

- Provides 256-entry TBL Gamma correction for panel compensation
- Supports image pan functions
- Programmable Timing Controller
- Built-in software adjustable VCOM voltage
- 5.0v RGB Triple DAC output or Digital Serial RGB

- Integrated high efficiency DC-DC power conversion unit for gate and source drivers reduces energy consumption
- Integrated LCD backlight inverter drive unit supports LED typed backlight
- Software adjustable lamp dimming

Color Management

- Coef Programmable YCbCr-to-RGB Color Space Converter
- Independent RGB Gamma Correction
- Built-in On Screen Display Engine
 - 3K-word OSD SRAM memory
 - 1K-word Built-in font ROM
 - Supports font or bitmap modes
 - Supports character blinking, overlay, shadow and border functions
 - Fully programmable character mapping
 - Supports alpha blending & Zoom-in/Zoomout function
 - Optional fonts can be stored in off-chip serial EEPROM

Versatile VBI Data Decoder

- Supports Close Caption, Wide Screen Signalling and Teletext

Crystal Oscillator Circuit

- Direct interface to a (27.0MHz or other frequency) Crystal
- Also provide a buffered clock output for external Micro-controller

Digital Test Pattern Generator

- Programmable standard & special panel burn-in test patterns
- Support special border frame blocking mode

Independent Display Phase Lock Loop

- Generates pixel clock output to panel
- Supports free run OSD mode
- Spread spectrum clock

Serial Bus Interface

- Supports 2-wire (normal speed)

Pulse Width Modulation Outputs

- Design For Testability
 - Scan chain insertion
 - Separated analog & digital test modes
- Power Supply: +1.8V & +3.3V
- Package: 64-pin LQFP

1.2 General Description

The T118B is a highly integrated All-in-one Visual Processor that provides major cost saving solution for the portable applications. T118B has built-in high performance dual ADCs (support YCbCr), TCON, Triple DACs, Scaling Machine with sophisticated upscaling and downscaling algorithms. The Innovative integrated "Frame-Buffer-Less" Deinterlacer can significantly reduce system cost. The T118B also integrates On Screen Display engine with 3K-words of font RAM and built-in 1K-words of font ROM. The device can interface to an external microcontroller through 2-wire serial bus interface.

1.3 Applications

- 1. 1.8-inch to 10-inch portable DVD or in-car TV
- 2. Progressive CRT TV

1.4 System Architecture





Figure 1-1 System Architecture


© Copyright 2006 Terawins, Inc.

1.5 System Configurations





1.6 Pinout Diagram



1.7 Pin Description

Symbol	Pin #	Туре	Description
Power Suppl	lies		
VDD18	8,26	PWR	+1.8V digital core power supply
VDD33	22,36	PWR	+3.3V digital output power supply,
VD5A	38	PWR	+5.0V analog power supply
VD33ADC1	63	PWR	+3.3V analog power supply for ADC
VD33ADC2			
VD33DAC	47	PWR	+3.3V analog power supply for DAC
VD33PWM			
GND	7,21,27,37	GND	Digital ground
VS18PLL	48	GND	Analog ground for PLL
VS33ADC1	64	GND	Analog ground for ADC
VS33ADC2			
VS33DAC	39	GND	Analog ground for DAC
VS33PWM	62	GND	Analog ground for backlight inverter
Output Interf	ace Signals		
RSET	43	AO	DAC reference current adjustment
VBFG	44	AO	Voltage reference output
IOR	42	AO	Channel R current output
IOG	41	AO	Channel G current output
IOB	40	AO	Channel B current output
CPH1	25	DO	Output data clock
CPH2/sD0	28	DO	Output data clock/the bit 0 of serial interfaced panel
CPH3/sD1	29	DO	Output data clock/the bit 1 of serial interfaced panel
VSO/STH1	23	DO	Vertical synchronization output signal.
HSO/POL	20	DO	Horizontal synchronization output signal.
DEN/STH2	24	DO	Horizontal data enable
Timing Cont	roller Interfa	ce Sig	nals
	19	DO	Vertical Up/Down control
RL	18	DO	Horizontal Right/Left control
Q1H/sD2	30	DO	Source Driver Q1H/the bit 2 of serial interfaced panel
LP/sD3	31	DO	Latch pulse for source driver/the bit 3 of serial interfaced panel
GCLK/sD4	32	DO	Gate driver clock/the bit 4 of serial interfaced panel
GOE/sD5	33	DO	Gate driver output enable/the bit 5 of serial interfaced panel
STV1/sD6	34	DO	Gate Driver start pulse/the bit 6 of serial interfaced panel
STV2/sD7	35	DO	Gate Driver start pulse/the bit 7 of serial interfaced panel
VCOMAMP	45	DO	Analog VCOM amplitude
VCOMDC	46	DO	Analog VCOM DC offset
2-wire serial			
SCL	11	DI	2-wire serial bus clock. Power down does not affect SCL.
SDA/IICA3	10	I/O	2-wire serial bus data. Power down does not affect SDA.
Configuratio	n interface S	Signals	
CPUINT	12	1/0	Internal Interrupt.
RSTB	9	DI	Whole chip reset. (Internal Pull-up)
	J	וט	

Table 1-1 Pin Description

Symbol	Pin #	Туре	Description
ADC Interfac	е		
AY1	1	AI	Analog input 1 of input channel 2
AY0	2	AI	Analog input 0 of input channel 2
ACR1	3	AI	Analog input 1 of input channel 1
ACR0	4	AI	Analog input 0 of input channel 1
ACB1	5	AI	Analog input 1 of input channel 3
ACB0	6	AI	Analog input 0 of input channel 3
PLL Reference	ce Clock		
XTALI	13	DI	Output PLL reference clock input
XTALO	14	DO	Output PLL reference clock output
XCLK2MC	15	DO	Buffered XTALI for external microprocessor.
Power Manag	gement Inter	rface S	ignals
PWM1	16	DO	Pulse Width Modulation for volume/backlight control.
PWM2	17	DO	Pulse Width Modulation for volume/backlight control.
VEA	49	AO	Error amplifier output
CSS	50	AO	Soft start pin
VFB	51	AI	Feedback of Lamp current
CEXT	52	AO	Switching frequency of DC-DC converter
VPWM	53	AO	PWM output, connect to external N-channel power MOSFET
VEAL	54	AO	Error Amplifier output
VFBL	55	AI	Feedback of Lamp current
VPWML	56	AO	PWM output, drive NMOSFET switch
CSSL	57	AO	Soft start pin
CEXTL	58	AO	Switching frequency of Inverter
VlsenL	59	AI	Current sense
Vlsen	60	AI	Current sense
NC	61	N/A	

2 Theory of Operations

2.1 I²C Command Protocol

Before your tester writes I²C commands to T118B, slave address must be set at 50h. The timing sequence can be shown as below. After 4 cycles, the tester can get started IIC commands. SDA(A3) can affect slave address. Set low for 40h. Set high for 50h.






Figure 2-1 Power-up initialization


When tester issues commands to the T118B, the only way the user can program the T118B is using the 2-wire serial bus protocol. This section describes the 2-wire serial bus protocol. Data transfers on the 2-wire serial bus are initiated with a START condition and are terminated with a STOP condition. Normal data on the SDA line must be stable during the high period of the SCL. The transition on the SDA is only allowed while SCL is low. The START condition is unique case and is defined by a high-to-low transition on the SDA while the SCL is high. The STOP condition is a unique case and is defined by a low-to-high transition on the SDA while the SCL is high. Each data packet on the 2-wire serial bus consists of 8 bits of data followed by an ACK bit. Data is transferred with MSB first. The transmitter releases the SDA line during the ACK bit and the receiver of data transfer must drive the SDA line low during the ACK bit to acknowledge receipt of the data. The frequency of SCL can be from 50 Khz up to 1 Mhz.





2.2 Analog Front End

T118B contains 2 ADCs in Analog Front End. Each channel of ADCs can digitalize SDTV signals from analog to digital. The figure shown below can describe how to select a SDTV signal from 2 inputs prior to ADCs.



2.3 Y/C Separation and Chroma Decoder

A composite video has luma(Y) and chroma(C) information mixed in the same video signal. This video signal can also be represented by the equation below,

CVBS = Y + U * Sin(wt) + V * cos(wt)

Where $w = 2\pi f_{sc}$, f_{sc} =3.58Mhz if NTSC, f_{sc} =4.43Mhz if PAL

The figure below shows a typical composite signal. The 2-D adaptive comb filter inside T118B is designed to separate Y and C from a composite video signal.





Figure 2-6 Typical Color SDTV Signal

. The conventional 3-line comb filter fails to separate Y and C if there is a vertical transition. The 2-D adaptive comb filter is based on equally weighting factors that color changes along vertical and horizontal edges. Let the amount of color change along vertical and horizontal direction DCv and DCh, the weighting factor can be expressed as following equations,

$$Wh = \frac{DCv}{DCv + DCh}$$
$$Wv = \frac{DCh}{DCv + DCh}$$


By employing adaptive method, chroma can be recovered by following equation, $C = Ch^*Wh + Cv^*Wv$

After Y/C separation, Y and C should look like waveforms shown as in following figure. Y only contains low frequency part, while C contains high frequency part which is centered around subcarrier f_{sc} .



2.4 Digital Color Transient Improvement (DCTI)

Usually, a composite or S-video SDTV signal may have bandwidth limitation that causes the loss chroma detail around two different color bars. Two pictures shown below illustrate the result before and after DCTI block. Without DCTI(the upper picture), we may see color transient wider than several pixels. A slow transient edge usually blurs image. T118B DCTI algorithm can sharpen those color transient edges. The lower picture shows that chroma data is enhanced by increasing the slope of edge transient without introducing the ring effects.



2.5 Digital Luminance Transient Improvement (DLTI)

The Digital Luminance Transient Improvement is intended to sharpen luminance edge transient. The figure shown below is DLTI transfer function. DLTI doesn't increase peak-to-peak amplitude; rather it turns sloped waveforms into rectangular waveforms.





Figure 2-9 DLTI Transfer Curve


2.6 FIR Scaler

FIR Scaler can scale input H/V sizes to fit any LCD panel resolution. The flexible and independent H/V scalers allow users to program display area in 16:9 Full mode, 16:9 non-linear wide mode and 4:3 mode. FIR scaler also provides coefficient-based 2-D sharpness that can sharpen detail of picture.



2.7 Black-Level Extension (BLE)

Black Level Expansion (BLE) can enhance image contrast that makes dark regions of image darker, while bright regions remain unchanged. The figure shown below is BLE transfer function.



 $Yout = Yin - (Yoffset - Yin) * BLE _ Gain / 16$ Where *Yoffset* and *BLE _ Gain* can be programmed by register P0_96h.

2.8 Color Space Converter

A pixel in YCbCr color space can be converted to RGB color space by using following equations,

$$\begin{split} R &= YCoefCSC*(Y-16) + CrCoef \ _R*(Cr-128) \\ G &= YCoefCSC*(Y-16) - CrCoef \ _G*(Cr-128) - CbCoef \ _G*(Cb-128) \\ B &= YCoefCSC*(Y-16) + CbCoef \ _B*(Cb-128) \end{split}$$

Where YCoefCSC is in 1.7-bit fixed point with default 1.164. $CrCoef _R$ in 1.7-bit fixed point with default 1.596. $CrCoef _G$ in 0.8-bit fixed point with default 0.813. $CbCoef _G$ in 0.8-bit fixed point with default 0.392. $CbCoef _B$ in 2.6-bit fixed point with default 2.017

The equations shown as below correspond to a typical YCbCR-to-RGB converter. In T118B, we make those coefficients adjustable.


$$R = 1.164 * (Y - 16) + 1.596 * (Cr - 128)$$

$$G = 1.164 * (Y - 16) - 0.813 * (Cr - 128) - 0.392 * (Cb - 128)$$

$$B = 1.164 * (Y - 16) + 2.017 * (Cb - 128)$$

2.9 Gamma Correction

The relation between input video signal and LCD panel may exist non-linear transfer function such as figure shown below,



T118B uses 3 independent 256-entry RAM-based LUTs that are allowed to be programmed each point via register at P0_93h and P0_94h.


2.10 OSD

2.10.1 OSD Access

I/O Port	Index	Default	Description
	00h	00h	OSD Control Register
	01h	00h	Character Delay_1
	02h	10h	Character Delay_2
	03h	08h	Character Delay_3
	04h	00h	Alpha Blending Control
	05h	38h	Char_RAM Base Address
	06h	40h	Char_RAM Stop Address
A0h – OSD_Index	07h	00h	Reserved
A1h – OSD_Data	08h	00h	Reserved
	09h	0Ah	Blinking Control
	0Ah	00h	Bit_Map Window Size : Height Upper Bits and BMP Enlarge Control
	0Bh	0Ah	Bit_Map Window Size : Width
	0Ch	66h	Bit_Map Window Size : Height
	0Dh	00h	Reserved
	0Eh	-	OSD LUT RAM data port (Write Only)
	0Fh	00h	Char Control Register
A2h – ORAM_AL		00h	OSD RAM Low Address Port of Starting Access
A3h – ORAM_AH		00h	OSD RAM High Address Port of Starting Access
A4h – ORAM_D		00h	OSD RAM Data Port (Low Byte first, then High Byte). After two Writes, the address will be increased by 1.

Table 2-1 OSD Access

2.10.2 RAM Addressing A[9:0]



2.10.3 Character RAM format

In Character Mode (contrast to Bit_Map Mode), the Characters displayed on OSD can be grouped to few rows; each row has its own row attribute which defines the behavior of current character row. And, there is maximum 30 characters in one row, each character has 1~2 bytes to define its character font number and its colors. Due to providing more flexible menu programming, T102 supports three character modes:

Table 2-2 Character Index Modes (Char_Idx_Mode)

Char_Idx_Mode = 0

	6[2:0]		Blink		FG	6[3:0]				Inde	x (Char	2		XXX-XXX0-0000	
	G[2:0]		Blink			[3:0]					x (Char	- /		XXX-XXX0-0001	
	5[2:0]		Blink			5[3:0]					x (Char			XXX-XXX0-0010	
														-	
BG	6[2:0]		Blink		FG	6[3:0]				Index	(Char	29)		XXX-XXX1-1101	
0	00b		0		00	00b			In	dex t	o Blank	Char		XXX-XXX1-1110	
v_BG		Ro	w_Ga	ар		CHS	CWS							XXX-XXX1-1111	
r_ldx	_Mo	de =	1												
15	14	13	12		10	9	8	7	6	5	4 3		1 0		
3G	FG			Index (C				BG	FG			(Char_		XXX-XXX-0000	
BG	FG			Index (C	Char_	_3)		BG	FG		Index	(Char_	2)	XXX-XXX-0001	
														l	
														ſ	,
3G	FG			Index (C	Char_	27)		BG	FG		Index	Char_2	:6)	XXX-XXXX-1101	
3G	FG			Index (C	Char_	29)		BG	FG		Index	Char_2	:8)	XXX-XXXX-1110	
v_BG		Ro	w_Ga	ар		CHS	CWS	BG	_C[2:0)]		FG_C	[3:0]	XXX-XXXX-1111	
_	(_Mo							I _		_					
15	14	13	12		10	9	8	7	6	5		2			
BG	FG[1					nar_1)		BG	FG[1			ex (Cha		XXX-XXX-0000	
BG	FG[1	1:0]		Index	x (Cr	nar_3)		BG	FG[1	[]]	Ind	ex (Cha	r_2)	XXX-XXX-0001	
														ļ	-
														_ (,
	FG[1	l:0]		Index	(Ch	ar_27)		BG	FG[1	[:0]	Inde	x (Char	_26)	XXX-XXXX-1101	
3G				Index	(Ch	ar_29)		BG	FG[1	[:0]	Inde	x (Char	_28)	XXX-XXXX-1110	
3G 3G v_BG	FG[1		w_Ga			CHS	CWS		_C[2:0			=> LUT			

2.10.3.1 Character Index Data (Address to Font Select)

Address Offset: Default Value:		no (part of menu char) XXh	Access: Size:	Write Only 8 bits		
Bit Access Symbol			Description			
[7:6]	WO	00 or BG/FG	Depends on Char_Idx_Mode			
[4:0]	WO		Character Address (Index), selects the character font (i.e., 0,1,2, A,B,C, a,b,c,\$,%,). If the value is number N, then it selects the N th font, and that font starting address is (N x Font_Height). The Font Height is defined in OSD 0Fh<5>.			

In Char_Idx_Mode=0, this Index is 8 bits, and selecting one of total 256 fonts (but OSD RAM is small, for 64 fonts maximum)

In Char_Idx_Mode=1, this Index is 6 bits, and selecting one of total 64 fonts

In Char_Idx_Mode=2, this Index is 5 bits, and selecting one of total 32 fonts

2.10.3.2 Character Attribute

Address Offset:	no (part of menu char)	Access:	Write Only	
Default Value:	XXh	Size:	8 bits	

Bit	Access	Symbol	Description
[7:5]	WO	BG_R, BG_G, BG_B	Background R/G/B Color (Intensity=0). If all 0, then no background, i.e. transparent.
[4]	WO		Enable this Character display with blinking feature. Refer to section 2.10.4.8 for detail blinking control.
[3:0]	WO		Foreground R/G/B/Intensity Color. If the value is set as 0000b, then there will be no foreground, i.e. transparent.

2.10.3.3 Row Attribute

Address Offset:no (part of menu char)Access:Write OnlyDefault Value:XXhSize:8 bits

Bit	Access	Symbol	Description
[7]	WO	RGAP_BG	Color Select of Row Gap. Set 1 for selecting the same color of background of current row character, 0 for selecting transparent color.
[6:2]	WO	RGAP[4:0]	Row Gap (=Row Space). Inserted range is $4 \times (31_d \sim 0)$ scan lines before current Row.
[1]	WO	CHS	Character Height Select. Set 1 for double height, 0 for single height.
[0]	WO	CWS	Character Width Select. Set 1 for double width, 0 for single width. When set to 1, only the even numbered characters will be shown, odd numbered characters are skipped.

2.10.4 OSD Configuration Register

2.10.4.1 Cfg_00h – OSD Control Register

Address Offset: Default Value:		OSD_00h 00h	Access: Read/Write Size: 8 bits		
Bit	Access	Symbol	Description		
[7]	R/W	OSD_En	Enabling the OSD function. Set 1 for enabling, 0 for disabling OSD		
[6]	R/W	Bit_Map	Select Bit Mapped OSD display mode. Set 1 for Bit_Map Mode, 0 for Character Mode.		
[5]	R/W	Bit2PP	Two bits per Pixel for Bit_Map mode. Set 1 for 2 Bits/Pixel, 0 for 1 Bit/Pixel.		
[4]	RO	Reserved			
[3]	R/W	Font_Hx2	Character mode, fonts height double.		
[2]	R/W	Early_hDE	let OSD a little shift left.		
[0]	R/W	Font_WxN	Character mode, fonts width enlarge. Value 0~3 = x1, x2, x3, x4		

2.10.4.2 Cfg_01h – Character Delay_1

Address Offset: OSD_01h Default Value: 00h

01h

Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description
[7]	RO	Reserved	
[6:4]	R/W	VERTD[10:8]	Vertical Starting Position (Upper bits) of Character displaying. These bits with Cfg_03h, total 11 bits, become 2048 steps, with an increment one pixel per step for each field.
[3]	RO	Reserved	
[2:0]	R/W	HORD[10:8]	Horizontal Starting Position (Upper bits) of Character displaying. These bits with Cfg_02h, total 11 bits, become 2048 steps, with an increment one pixel per step.

2.10.4.3 Cfg_02h – Character Delay_2

	ss Offset: It Value:	OSD_02h 10h	Access: Read/Write Size: 8 bits	
Bit	Access	Symbol	Description	
[7:0]	R/W	HORD[7:0]	Horizontal Starting Position (Lower bits) of Character displaying. These bits with Cfg_01h<2:0>, total 11 bits, become 2048 steps, with an increment one pixel per step.	with

2.10.4.4 Cfg_03h - Character Delay_3

	ss Offset: It Value:	OSD_03h 08h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol	Description	
[7:0]	R/W		Vertical Starting Position (Lower bits) of Character displaying. This register with Cfg_01h<6:4>, total 11 bits become 2048 steps, with an increment one line per step for each field.	

2.10.4.5 Cfg_04h – Alpha Blending Control

	ss Offset: t Value:	OSD_04h 00h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7]	R/W	FG_NoAB	set to one. Do Character for	ter ForeGround portion will be exclusive to be blended if efault is 0 as no matter the current displayed pixels are in eground or border/shadow or background or in OSD ill be alpha blended with original Video source.
[6:3]	RO	Reserved		
[2:0]	R/W	AB_Set[2:0]	If set 000b, a 8/8 * OSD dis If set 001b, b display;	ng percentage (n/8). Ipha blending is disabled (0/8 * Original Video Source + splay); Iending as 1/8 * Original Video Source + 7/8 * OSD ding as N/8 * Original Video Source + (8-N)/8 * OSD

2.10.4.6 Cfg_05h – Char_RAM Base Address

Address Offset: Default Value:		OSD_05h 38h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol	Description	
[7]	RO	Reserved		
[6:0]	R/W	CharBA[6:0]	Programmable Character RAM Base Address. Those 7 bits become 128 steps, each step is 32 Bytes (one Character Row include Char_Index, Char_Attr, Row_Attr; i.e. 30 column maximum for each Row). The actual address will be 0RR-RRRX-XXXX (in Char_Idx_Mode=0 and the CharBA[0] should be 0), or 0RR-RRRR- XXXX (for Char_Idx_mode=1 or 2). The RR-RRRR means the value of CharBA[6:0]; the X-XXXX is the nth Char Column. For trading off Font number and Character number in a single RAM (this version is 1Kx16 bits), user should carefully setting this register.	

2.10.4.7 Cfg_06h - Char_RAM Stop Address

Address Offset:	OSD_06h	Access:	Read/Write
Default Value:	40h	Size:	8 bits

Bit	Access	Symbol	Description
[7]	RO	Reserved	
[6:0]	R/W		Programmable Character RAM Stop/End Address (Available if Revision ID >= 0h). Those 7 bits become 128 steps, each step is 32 bytes. The actual stop address will be 0RR-RRX-XXXX (The RRRR- RRR means the value of CharEA[6:0]; the X-XXXX is the nth Char Column. and OSD will be displayed for Character Row >= CharBA and < CharEA.

2.10.4.8 Cfg_09h – Blinking Control

Address Offset: Default Value:		OSD_09h 0Ah	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol		Description	
[7]	R/W	En_Global_Blink	Enable whole	Enable whole OSD Characters blinking if set to 1.	
[6:4]	RO	Reserved			
[3:2]	R/W	BCLK[1:0]	Blinking Frequency Select (internal 4x BCLK for Blinking State Machine). Set 00b for Refresh Rate /16; 01b for 1/32; 10b for 1/64; 11b for 1/128.		
[1:0]	R/W	Duty[1:0]	For adjusting the blinking duty cycle, Set: 00b for Global Blink Off, i.e., 0% Background, 100% OSD. 01b for 25% Background, 75% OSD. 10b for 50% Background, 50% OSD. 11b for 75% Background, 25% OSD.		

2.10.4.9 Cfg_0Ah – Bit_Map Window Size: Height Upper Bits

Address Offset: Default Value:		OSD_0Ah 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol		Description	
[7:6]	RO	Reserved			
[5:4]	R/W	BMH[9:8]	Bit Map Window Height Upper bits (only available in Bit_Map mode). Please refer to OSD_0Ch for detail. User must be careful of the OSD RAM size limitation.		
[3:2]	R/W	BMP_Height_xN [1:0]	Bit Map Window Vertical Enlarge (only available in Bit_Map mode). Set 00b for 1 line per dot, 01b for 2 lines per dot, 10b for 3 lines per dot, 11b for 4 lines per dot.		
[1:0]	R/W	BMP_Width_xN[1:0]	Bit Map Window Horizontal Enlarge (only available in Bit_Map mode). Set 00b for 1 pixel per dot, 01b for 2 pixels per dot, 10b for 3 pixels per dot, 11b for 4 pixels per dot.		

2.10.4.10 Cfg_0Bh - Bit_Map Window Size: Width

Address Offset: Default Value:		OSD_ 0Ah	_0Bh	Acce Size		Read/Write 8 bits	
Bit Access Symbol			Description				
[7:0]	R/W		BMW[7:0]	This re step is Bit2PP 2 bits/p	Bit Map Window Width Lower bits (only available in Bit_Map mod This register has 8 bits, i.e., 256 steps (value 00h is not valid), estep is 16 or 8 dots depends on Bit2PP (OSD_00h<5>) setting. Bit2PP=0 (i.e., 1 bit/pixel), each step is 16 dots. When Bit2PP=1 2 bits/pixel), each step is 8 dots. User must be careful of the OS RAM size limitation.		en

2.10.4.11 Cfg_0Ch – Bit_Map Window Size: Height

Address Offset:	—	Access:	Read/Write
Default Value:		Size:	8 bits

Bit	Access	Symbol	Description
[7:0]	R/W		Bit Map Window Height Lower bits (only available in Bit_Map mode). This register combined with OSD_0Ah<5:4> and become 10 bits, i.e. 1024 height step: all 0 for reserved, 10'h001 for 1 line, 10'h3FF for 1023 lines. User must be careful of the OSD RAM size limitation.

2.10.4	2.10.4.12 Cfg_0Dh – Bit_Map Window Size: Height					
		ss Offset: t Value:	OSD_0Dh 86h	Access: Size:	Read/Write 8 bits	
	Bit	Access	Symbol		Description	
	[7:3]	R/W	FontH[4:0]	Font Height. \	Value >=1	
	[2:0] R/W FontW[3:1]		FontW[3:1]	Font WeigthX	K2. Value 3~7 = width 6, 8,, 14; others = width 16	
2.10.4	.13 Cf	a 0Eh – O	SD Color LUT RAM Da	ata Port		
		ss Offset:	OSD 0Eh	Access:	Write Only	
		t Value:	XXh	Size:	8 bits	
	Bit	Access	Symbol		Description	
	[7:0]	R/W	LUT_D[7:0]		be written to (or read from) OSD Color LUT RAM. After r Write access to LUT RAM, then the LUT address will be	
	<pre>whenever the index value is programmed to non-0Eh value, the OSD Color LUT RAM can not be access, and the pointer always kept at 1. Note: The order to fill LUT RAM is: 1. LUT[1]_Green/Blue 2. LUT[1]_0000b/Red 3. LUT[2]_Green/Blue 4. LUT[2]_0000b/Red 5. LUT[3]_Green/Blue 6 29. LUT[15]_Green/Blue 30. LUT[15]_0000b/Red 31. LUT[0]_Green/Blue 32. LUT[0]_0000b/Red 33. LUT[1]_Green/Blue 34. LUT[1]_O000b/Red </pre>					
		_				
		ss Offset: t Value:	OSD_0Fh 00h	Access: Size:	Read/Write 8 bits	
				0120.		
	Bit	Access	Symbol		Description	
	[7]	RO	Reserved			
	[6]	R/W	FontW_Byte	RAM utilizatio >=10. When s	dth = 6 or 8 (and only), this bit is optional for the font on. When clear to 0, fonts stored in RAM as font width set to 1, fonts stored in RAM: Even-indexed fonts put at in RAM, and Odd-indexed fonts put at the low byte in	

			the high byte in RAM, and Odd-indexed fonts put at the low byte in RAM.
[5:4]	RO	Reserved	
[3:2]	R/W		Character attribute/Index coding modes, 0 for original 2 bytes (256 index) mode. 1 for 1-byte (64 index) mode, 2 for 1-byte (32 index) mode, 3 for reserved.
[1:0]	R/W		OSD RAM access pointer behavior: 0X: Word (2-bytes) R/W; (Fonts, BMP, Character Menu) 10: Low byte only; 11: High byte only; (Character Menu)

2.10.5 Functional Description

2.10.5.1 Host Access OSD RAM

2.10.5.1.1 Writing Data

The OSD RAM size is 1Kx16, i.e., 1K word with each word is 2 bytes. The host interface is 8-bit data width, so whenever the host writes 2 times (one for data low byte, the other for data high byte) then it becomes one write with 16-bit data to OSD RAM. The ORAM_D (OSD module base address + 04h) port when writing in the $1^{st}/3^{rd}/5^{th}/7^{th}$..times, it will latch lower byte of OSD RAM writing data when the host want to program Font or Character, Attribute, BMP values; and when writing $2^{nd}/4^{th}/6^{th}/8^{th}$... times, it will use this 8bits data as high byte and write both two bytes to OSD RAM.


2.10.5.1.2 Reading Data

Read back data in OSD RAM is disabled.


2.10.5.1.3 Access Address

The OSD RAM access pointer is programmed by the host write access to ORAM_AL and ORAM_AH ports. The OSD RAM size is 1Kx16, so the pointer is required to cover 1K words, i.e., 11 address lines => A[10:0]. When the host read these ORAM_AL/ORAM_AH ports, the pointer value reflects the current OSD RAM accessing pointer.

2.10.5.2 OSD Displaying in Character Mode



2.10.5.3 OSD LUT Color Mapping



1. Character Mode

 Char_Idx_Mode=0, FG[3:0] as Color_0= transparent; Color_1~15= LUT[1..15] BG[2:0] as Color_0= transparent; Color_1~7= LUT[2,4,..14]
 Char_Idx_Mode=1, FG as Color_0= transparent; Color_1= depends on its Row_Attribute FG_C[3:0], then redirect to transparent or LUT[1..15] BG as Color_0= transparent; Color_1= depends on its Row_Attribute BG_C[2:0], then redirect to transparent or LUT[2,4,..14]
 Char_Idx_Mode=2, FG[1:0] as Color_0= transparent; Color_1~3= LUT[1..3] BG as Color_0= transparent; Color_1= depends on its Row_Attribute BG_C[2:0], then redirect to transparent; Color_1= depends on its Row_Attribute BG_C[2:0], then redirect to transparent; Color_1= depends on its Row_Attribute BG_C[2:0], then redirect to transparent or LUT[2,4,..14]

2. Bit_Map Mode

1 Bit/Pixel mode: Color_0= transparent; Color_1= LUT[1] 2 Bits/Pixel mode: Color_0= transparent; Color_1~3= LUT[1..3]

Figure 2-15 OSD Color Look Up Table

2.10.5.4 Programming Examples

2.10.5.4.1 Configuring OSD Function

To access OSD configuration registers, write register index to port A0h, and read/write data from port A1h. For example, set :

IOW	A0h, 05h	; point to OSD_05h (Char Base Address register).
IOR	A1h;	; get Char Base Address.
IOW	A0h, 06h	; point to OSD_06h (Char Stop Address register).
IOW	A1h, 3Eh;	; Set Char Stop Address of current menu.

2.10.5.4.2 Fill LUT RAM

LUT RAM size is 16 (address) x 12 (width). For example, need to fill LUT RAM as: LUT_RAM[1]=F5Ah, ...LUT_RAM[15]=EF0h

IOW	A0h, 0Eh	; point to OSD_0Eh (LUT RAM Data port), this will let LUT RAM be ; access-able and pointer starts from 0h of LUT RAM.
IOW	A1h, 5Ah;	; fill Green = 0101b and Blue = 1010h in LUT_RAM[1].
IOW	A1h, 0Fh;	; fill Red = 1111b in LUT_RAM[1].
		; after this write, h/w will increase LUT RAM address to 2 automatically
IOW	A1h, F0h;	; fill Green = 1111b and Blue = 0000h in LUT RAM[15].
IOW	A1h, 0Eh;	; fill Red = 1110b in LUT_RAM[15].
		; after this write, h/w will increase LUT RAM address to 0 automatically
IOW	A0h, non-0Eh	; Disable LUT RAM programming.

2.10.5.4.3 Load Fonts to OSD RAM


OSD RAM size is 1K (address: 000h ~ 3FFh) x 16 (width). Fonts storing starts from address 000h. For example, loading some fonts to OSD RAM as: Font[0

0] is a	a space (a	all zero), Font[1] is a	character 2 with box, Font[14] is a graphic,
	IOW	A2h, 00h	; set OSD RAM starting access address low byte. (bit [7:0] as A[7:0])
	IOW	A3h, 00h;	; set OSD RAM starting access address high byte. (bit [3:0] as A[11:8])
			; then the OSD RAM address pointer is set to 000h.
	IOW	A4h, 00h;	; low byte of first row of Font[0].
	IOW	A4h, 00h;	; high byte of first row of Font[0], after this write, h/w will increase OSD
			;RAM address to 1 automatically
	IOW	A4h, 00h;	; low byte of 2 nd row of Font[0].
	IOW	A4h, 00h;	; high byte of 2 nd row of Font[0], after this write, h/w will increase OSD
			;RAM address to 2 automatically
	(for example, prograr	nmed font size is 18 (height) x 12 (width)
	IOW	A4h, 00h;	; low byte of 18 th (last) row of Font[0].
	IOW	A4h, 00h;	; high byte of 18 th row of Font[0], after this write, h/w will increase OSD
			;RAM address to 012h automatically
	IOW	A4h, F0h;	; low byte of first row of Font[0]. (since font width is 12, the low bye bit[3:0]
			; is no use)
	IOW	A4h, FFh;	; high byte of first row of Font[0], after this write, h/w will increase OSD
			;RAM address to 013h automatically
	IOW	A2h, 68h	; set OSD RAM starting access address low byte. (bit [7:0] as A[7:0])
	IOW	A3h, 01h;	; set OSD RAM starting access address high byte. (bit [3:0] as A[11:8]),
			; then the OSD RAM address pointer is set to 168h = 14d * 18d.
	IOW	A4h, 40h;	; low byte of first row of Font[14].
	IOW	A4h, A3h;	; high byte of first row of Font[14],
			••••••

2.11 TCON

2.11.1 LCD Panel Pin Assignment


In this section, we illustrate those pins connected to AU 7" TFT-LCD panel module in a T118B video system.




2.11.2 TCON Timing


T118B is designed for analog LCD panel. Each 24-bit color pixel must be converted into analog voltage via built-in triple DACs. The table 2-1 shows a typical setting for AU 7" panel with 10-Mhz operation clock.

Reg	Reg value	Operation		
0x20	0x21	Line-inverted Control		
0x21	0x79	Polarity Control		
0x23,0x22	0x022D	Placement of OEH		
0x24	0x0C	Duration of OEH		
0x26,0x25	0x024B	Placement of POL		
0x28,0x27	0x021C	Placement of GCLK		
0x2A,0x29	0x0029	Duration of GCLK		
0x2B	0x01	Placement of STH		
0x30	0x01	Enable Placement of STV		
0x32,0x31	0x01FB	Placement of GOE		
0x34,0x33	0x0037	Duration of GOE		
0x35	0x06	Placement of STV		





The waveforms shown below illustrate TCON location counting. Each TCON signal's placement and duration are allowed to program as alike as analog LCD panels require. On the figure 2-2, the pulse placement starts counting at the leading edge of DE. After placement counter meets the value we give to {P1_27h,P1_28h}, the duration counter starts to count until the duration meets {P1_29h,P1_2Ah}. All of location counting use LLCK as counter clock.



3 Register Description

Serial Bus Register Set Page 0

3.1 ADC Register Set

3.1.1 ADC Clamping Pulse Placement and Duration

	ss Offset: It Value:	04h 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol	Description		
[7:5]	R/W	STIPCLPL	Clamping pulse placement		
[4:0]	R/W	STIPCLDU	Clamping puls	se duration	

3.1.2 ADC Channel 0 Static Gain

Address Offset:	07h
Default Value:	80h

Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description
[7:0]	R/W	ADCRSG	This register can set a fixed gain for ADC channel 0 when static gain control is enabled

3.1.3 ADC Channel 1 Static Gain

	ss Offset: It Value:	08h 80h	Access: Read/Write Size: 8 bits	
Bit	Access	Symbol	Description	
[7:0]	R/W	ADCGSG	This register can set a fixed gain for ADC channel 1 when static gain control is enabled	

3.1.4 ADC ACR Channel Offset

	ss Offset: It Value:	0Ah 60h	Access: Read/Write Size: 8 bits	
Bit	Access	Symbol	Description	
[7:2]	R/W	ADC_ROFF	ADC Channel 0 DC Offset Control	
[1:0]	R/W	RESERVED		

3.1.5 ADC AY Channel Offset

	ss Offset: It Value:	0Bh 60h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol		Description	
[7:2]	R/W	ADC_GOFF	ADC Channel	1 DC Offset Control	
[1:0]	R/W	RESERVED			

3.1.6 ADC General Control Configuration Register

Address Offset:	0Dh	Access:	Read/Write
Default Value:	20h	Size:	8 bits

Bit	Access	Symbol	Description		
[7:6]	R/W	CLPMD	Clamping mode		
			Mode	Туре	
			0	Fixed window	
			1	Locked Window	
			2	Reserved	
			3	Reserved	
[5]	R/W	DCEN	DC Clamping Enable		
[4]	R/W	DCSEL	Clamping Source Selection		
[3]	R/W	RESERVED			
[2]	R/W	DC CAL RDY	DC Calibration Ready		
	R/W				
[1]		DC_CALEN	DC Calibration Enable		
[0]	R/W	DC_CALMD	DC Calibration Mode		
			Mode	Туре	
			0	minimum	
			1	average	

3.1.7 ADC Power Down Control

Address Offset:	0Fh	Access:	Read/Write
Default Value:	00h	Size:	8 bits

Bit	Access	Symbol	Description	
[7:6]	R/W	RESERVED		
[5]	R/W	PD1	1: Power down	
			0: Power up	
[4]	R/W	PD0	1: Power down	
			0: Power up	
[3:0]	R/W	RESERVED		

3.1.8 YPbPr Clamping Control Register

	ss Offset: It Value:	11h 00h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol	Description	
[7:6]	R/W	GMIDSEL	Clamping Vol	bltage
			Mo	ode Voltage Type
			0	0 Adaptiv Voltage
			1	1 0.65*Ref
			2	2 0.5*Ref
			3	3 0.35*Ref

[5:4] R/W RMIDS		RMIDSEL	Clamping Voltage			
			Mode	Voltage Type		
			0	Adaptiv Voltage		
			1	0.65*Ref		
			2	0.5*Ref		
			3	0.35*Ref		
[3]	R/W	ADSHARE2	0: Take sampled data from	m channel 2 and channel 4 (used for CbCr)		
			1: Take sampled data from	m channel 2 or channel 4		
[2]	R/W	ADSHARE1	0: Take sampled data from	0: Take sampled data from channel 1 and channel 3 (used for CbCr)		
			1: Take sampled data from channel 1 or channel 3			
[1]	R/W	GSCALE	ADC Channel 2 Clamping Mode			
			Mode	Select		
			0	Clamp to ground		
			1	Clamp to midscale		
[0]	R/W	RSCALE	ADC Channel 1 Clamping Mode			
			Mode	Туре		
			0	Clamp to ground		
			1	Clamp to midscale		

3.1.9 Analog Source MUX Selection

Address Offset: 18h Default Value:

00h

Access: Read/Write 8 hits

Default Value: 00h		00h	Size: 8 bits	
Bit	Access	Symbol	Description	
[7:6]	R/W	AI4SEL	Analog mux selection for channel 2 ADC	
			AI4SEL=00: Channel 4 input signal is from GND	
			Al4SEL=01: Channel 4 input signal is from GND	
			Al4SEL=1x: Channel 4 input signal is from GND	
[5:4]	R/W	AI3SEL	Analog mux selection for channel 1 ADC	
			AI3SEL=00: Channel 4 input signal is from ACB0	
			AI3SEL=01: Channel 4 input signal is from ACB1	
			Al3SEL=1x: Channel 4 input signal is from GND	
[3:2]	R/W	AI2SEL	Analog mux selection for channel 2 ADC	
			AI2SEL=00: Channel 4 input signal is from AY0	
			Al2SEL=01: Channel 4 input signal is from AY1	
			Al2SEL=1x: Channel 4 input signal is from GND	
[1:0]	R/W	AI1SEL	Analog mux selection for channel 1 ADC	
			AI3SEL=00: Channel 4 input signal is from ACR0	
			Al3SEL=01: Channel 4 input signal is from ACR1	
			AI3SEL=1x: Channel 4 input signal is from GND	

3.1.10 Y/Cb/Cr Data Switching Control

Defaul	ss Offset: It Value:	19h 07h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol	Description	

Bit	Access	Symbol	Description	
[7]	R/W	INSEL2	ADC input mux selection	
			0: Channel 2 ADC takes data from channel 2 (AY)	
			1: Channel 2 ADC takes data from channel 4 (GND)	
[6]	R/W	INSEL1	0: Channel 1 ADC takes data from channel 1 (ACR)	
			1: Channel 1 ADC takes data from channel 3 (ACB)	
[5:4]	R/W	CBINSEL	CB input selection	
			0: Channel 1	
			1: Channel 2	
			2: Channel 3	
			3: Channel 4	
[3:2]	R/W	YINSEL	Y/Luma input selection	
			0: Channel 1	
			1: Channel 2	
			2: Channel 3	
			3: Channel 4	
[1:0]	R/W	CRINSEL	S-video Chroma or CR input selection	
			0: Channel 1	
			1: Channel 2	
			2: Channel 3	
			3: Channel 4	

3.1.11 ADC Analog AGC Selection

Address Offset: 1Ah Default Value:

42h

Read/Write Access: Size: 8 bits

Bit	Access	Symbol	Description	
[7:6]	R/W	AGC_GAINMD		
			Mode	Туре
			0	Positive gain
			1	Positive gain 1x~2x
			2	Negative gain 1x~2x
			3	Negative gain
[5]	R/W	AGC_FreeMM	1: release dynamic gain control whenever no signal is present 0: allow dynamic gain control	
[4:2]	R/W	RESERVED		
[1]	R/W	Y_AGC_SEL	If 0, refer to ADCGSG	
			Mode	Туре
			0	Static gain
			1	Dynamic gain
[0]	R/W	CR_AGC_SEL	If 0, refer to ADCRSG	
			Mode	Туре
			0	Static gain
			1	Dynamic gain

3.1.12 Blank Sync Level

	ess Offset: ult Value:	1Ch C0h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:0	R/W	BLANK SL		

3.1.13 ADC Read-back Selection

	ss Offset: It Value:	1Dh 80h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol		Description	1
[7:3]	R/W	RESERVED			
[2:0]	R/W	RBK_SEL	1: Read Max of ADC data		
			0:Read Min of ADC data or Average of ADC data		DC data

3.1.14 ADC Read-back Data

Address Offset: Default Value:		1Eh 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol		D	Description
[7:0]	R/W	RBK ADC[7:0]			

3.1.15 ADC Read-back Data

	ss Offset: It Value:	1Fh 00h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:2]	R	RESERVED		
[1:0]	R	RBK_ADC[9:0]		

3.1.16 De-Interlaced Process & Vertical Shadow Control Register

Address Offset: 3 Default Value: 8

30h 82h Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description
[7]	R/W	CBCR_INTERP	1: Enable CbCr interpolation 0: Disable
[6]	R/W	BLANK_LF_PRSVC	1:When Left Cropping and this bit are enabled, the original YCbCr are preserved on blank interval.0: When Left Cropping, the original YCbCr are reset as blank color
[5]	R/W	VST_CHGSEL	 1:Vsync timing change determined by 8*# of XCLK 0:Vsynnc timing change determined by # of hsync # can be assigned at Reg 0x3A
[4]	R/W	INT_EDGE	Interrupt polarity 1: positive 0: negative
[3]	R/W	LB_SIZE_FIXED	This bit control capture size for Scaler. 1: Hsize and Vsize are assigned by 54h ~57h 0: sizes assigned by input sources.
[2]	R/W	ENQKHS	Set 0 for normal operation
[1]	R/W	ITLCPRO	Set 1 for interlaced video Set 0 for non-interlaced video
[0]	R/W	RESERVED	

	ss Offset:	31h		Access:	Read/Write	
	It Value:	00h		Size:	8 bits	
Bit	Access	Symb				Description
[7:5]	R/W	RESER				^
[4]	R/W	RESER				
[3:0]	R/W	RESER	VED			
8 Inte	errupt Sta	atus Regist	ter			
	ss Offset:	32h		Access:	Read/Write	
Defau	It Value:	00h		Size:	8 bits	
Bit	Access	Symb	ol			Description
[7]	R/W	RESER				
[6]	R	ITLCF	M	Indicates inco	oming video sia	nal is interlaced
[5:0]	R/W	INTS				
			_			
	-	ask Registe	er.			
	ss Offset:	33h		Access:	Read/Write	
Defau	It Value:	FFh		Size:	8 bits	· · · · · · · · · · · · · · · · · · ·
Bit	Access	Symb	ol			Description
[7:6]	R/W	RESER'	VED			
[5:0]	R/W	INTMA	SK			
		Timer Cou			Read/M/rite	
Addre	ss Offset: It Value:	35h 00h		Access: Size:	Read/Write 8 bits	
Addre	ss Offset:	35h		Access:		Description
Addre Defau	ss Offset: It Value:	35h 00h	ol	Access: Size:	8 bits	Description XCLK's in 1ms.
Addre Defau Bit [7:0]	ss Offset: It Value: Access R/W	35h 00h <u>Symb</u> TM_1MS_	ol L [7:0]	Access: Size: Lower byte o	8 bits	•
Addre Defau Bit [7:0]	ss Offset: It Value: Access R/W per 8-bit	35h 00h <u>Symb</u> TM_1MS_ Timer Cou	ol L [7:0]	Access: Size: Lower byte o	8 bits f the number of	•
Addre Defau Bit [7:0] 1 Upp Addre	ss Offset: It Value: Access R/W	35h 00h TM_1MS_ Timer Cou 36h	ol L [7:0]	Access: Size: Lower byte o	8 bits	•
Addre Defau Bit [7:0] 1 Upp Addre	ss Offset: It Value: Access R/W Per 8-bit ss Offset:	35h 00h <u>Symb</u> TM_1MS_ Timer Cou 36h 10h	ol L [7:0] nter Re	Access: Size: Lower byte o gister Access:	8 bits f the number of Read/Write	•
Addre Defau Bit [7:0] 1 Up Addre Defau	ss Offset: It Value: Access R/W Per 8-bit ss Offset: It Value:	35h 00h TM_1MS_ Timer Cou 36h	ol L [7:0] nter Reg ol	Access: Size: Lower byte o gister Access: Size:	8 bits f the number of Read/Write 8 bits	XCLK's in 1ms.
Addre Defau <u>Bit</u> [7:0] 1 Up Addre Defau <u>Bit</u> [7:0]	ss Offset: It Value: <u>Access</u> R/W per 8-bit ss Offset: It Value: <u>Access</u> R/W	35h 00h <u>Symb</u> TM_1MS_ Timer Cou 36h 10h <u>Symb</u> TM_1MS_H	ol L [7:0] nter Reg ol I [15:8]	Access: Size: Lower byte o gister Access: Size: Higher byte o	8 bits f the number of Read/Write 8 bits	XCLK's in 1ms. Description
Addre Defau [7:0] 1 Upp Addre Defau Bit [7:0] 2 VS`	ss Offset: It Value: Access R/W Per 8-bit ss Offset: It Value: Access R/W YNC Miss	35h 00h <u>Symb</u> TM_1MS_ Timer Cou 36h 10h <u>Symb</u> TM_1MS_H sing Count	ol L [7:0] nter Reg ol I [15:8]	Access: Size: Lower byte o gister Access: Size: Higher byte o ster	8 bits f the number of Read/Write 8 bits f the number of	XCLK's in 1ms. Description
Addre Defau Bit [7:0] 1 Upp Addre Defau Bit [7:0] 2 VS' Addre	ss Offset: It Value: Access R/W Per 8-bit ss Offset: It Value: Access R/W YNC Miss ss Offset:	35h 00h <u>Symb</u> TM_1MS_ Timer Cou 36h 10h <u>Symb</u> TM_1MS_H sing Count 37h	ol L [7:0] nter Reg ol I [15:8]	Access: Size: Lower byte o gister Access: Size: Higher byte o ster Access:	8 bits f the number of Read/Write 8 bits f the number of Read/Write	XCLK's in 1ms. Description
Addre Defau Bit [7:0] 1 Upp Addre Defau Bit [7:0] 2 VS' Addre	ss Offset: It Value: Access R/W Per 8-bit ss Offset: It Value: Access R/W YNC Miss	35h 00h <u>Symb</u> TM_1MS_ Timer Cou 36h 10h <u>Symb</u> TM_1MS_H sing Count	ol L [7:0] nter Reg ol I [15:8]	Access: Size: Lower byte o gister Access: Size: Higher byte o ster	8 bits f the number of Read/Write 8 bits f the number of	XCLK's in 1ms. Description
Addre Defau Bit [7:0] 1 Upp Addre Defau Bit [7:0] 2 VS' Addre	ss Offset: It Value: Access R/W Per 8-bit ss Offset: It Value: Access R/W YNC Miss ss Offset:	35h 00h <u>Symb</u> TM_1MS_ Timer Cou 36h 10h <u>Symb</u> TM_1MS_H sing Count 37h	ol L [7:0] nter Reg ol H [15:8] er Regi	Access: Size: Lower byte o gister Access: Size: Higher byte o ster Access:	8 bits f the number of Read/Write 8 bits f the number of Read/Write	XCLK's in 1ms. Description
Addre Defau Bit [7:0] 1 Up Addre Defau Bit [7:0] 2 VS` Addre Defau	ss Offset: It Value: Access R/W Per 8-bit ss Offset: It Value: Access R/W YNC Miss ss Offset: It Value:	35h 00h <u>Symb</u> TM_1MS_ Timer Cou 36h 10h <u>Symb</u> TM_1MS_H sing Count 37h 40h	ol <u>L [7:0]</u> nter Reg ol <u>H [15:8]</u> er Regis ol	Access: Size: Lower byte o gister Access: Size: Higher byte o ster Access:	8 bits f the number of Read/Write 8 bits f the number of Read/Write	XCLK's in 1ms. Description XCLK's in 1ms.
Addre Defau [7:0] 1 Up Addre Defau Bit [7:0] 2 VS Addre Defau Bit [7:0]	ss Offset: It Value: R/W Per 8-bit ss Offset: It Value: Access R/W YNC Miss ss Offset: It Value: Ss Offset: It Value: Access R/W	35h 00h Symb TM_1MS_ Timer Cour 36h 10h Symb TM_1MS_H Sing Count 37h 40h V_MISS	ol L [7:0] nter Reg ol H [15:8] er Regi ol _CNT	Access: Size: Lower byte o gister Access: Size: Higher byte o ster Access: Size:	8 bits f the number of Read/Write 8 bits f the number of Read/Write 8 bits	XCLK's in 1ms. Description XCLK's in 1ms.
Addre Defau Bit [7:0] 1 Upp Addre Defau Bit [7:0] 2 VS' Addre Defau Bit [7:0] 3 Lov	ss Offset: It Value: Access R/W Per 8-bit ss Offset: It Value: Access R/W YNC Miss ss Offset: It Value: Access R/W Wer 8-bit	35h 00h Symb TM_1MS_ Timer Cou 36h 10h Symb TM_1MS_H Sing Count 37h 40h V_MISS HSYNC Miss	ol L [7:0] nter Reg ol H [15:8] er Regi ol _CNT	Access: Size: Lower byte o gister Access: Size: Higher byte o ster Access: Size:	8 bits f the number of Read/Write 8 bits f the number of Read/Write 8 bits gister	XCLK's in 1ms. Description XCLK's in 1ms.
Addre Defau Bit [7:0] 1 Upp Addre Defau Bit [7:0] 2 VS` Addre Defau Bit [7:0] 3 Lov	ss Offset: It Value: Access R/W Per 8-bit ss Offset: It Value: Access R/W YNC Miss ss Offset: It Value: Access R/W Wer 8-bit ss Offset:	35h 00h Symb TM_1MS_ Timer Cou 36h 10h Symb TM_1MS_H Sing Count 37h 40h V_MISS HSYNC Mis 38h	ol L [7:0] nter Reg ol H [15:8] er Regi ol _CNT	Access: Size: Lower byte o gister Access: Size: Higher byte o ster Access: Size: ounter Re Access:	8 bits f the number of Read/Write 8 bits f the number of Read/Write 8 bits gister Read/Write	XCLK's in 1ms. Description XCLK's in 1ms.
Addre Defau Bit [7:0] 1 Upp Addre Defau Bit [7:0] 2 VS' Addre Defau Bit [7:0] 3 LOV Addre	ss Offset: It Value: Access R/W Per 8-bit ss Offset: It Value: Access R/W YNC Miss ss Offset: It Value: Access R/W Wer 8-bit ss Offset: It Value:	35h 00h Symb TM_1MS_ Timer Cou 36h 10h Symb TM_1MS_H Sing Count 37h 40h V_MISS HSYNC Mi 38h 00h	ol _ [7:0] nter Reg ol _ [15:8] er Regi ol _CNT ssing C	Access: Size: Lower byte o gister Access: Size: Higher byte o ster Access: Size:	8 bits f the number of Read/Write 8 bits f the number of Read/Write 8 bits gister	XCLK's in 1ms. Description XCLK's in 1ms. Description
Addre Defau Bit [7:0] 1 Upp Addre Defau Bit [7:0] 2 VS` Addre Defau Bit [7:0] 3 Lov	ss Offset: It Value: Access R/W Per 8-bit ss Offset: It Value: Access R/W YNC Miss ss Offset: It Value: Access R/W Wer 8-bit ss Offset:	35h 00h Symb TM_1MS_ Timer Cou 36h 10h Symb TM_1MS_H Sing Count 37h 40h V_MISS HSYNC Mis 38h	ol L [7:0] nter Reg ol H [15:8] er Regis ol CNT ssing C ol	Access: Size: Lower byte o gister Access: Size: Higher byte o ster Access: Size: ounter Re Access:	8 bits f the number of Read/Write 8 bits f the number of Read/Write 8 bits gister Read/Write	XCLK's in 1ms. Description XCLK's in 1ms.

	ss Offset: It Value:	39h 10h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol			Description
[7:0]	R/W	H_MISS_CNT_L[15:8]			
5 1/91		a Difference Resu	ult Pogistor	L	
	ss Offset:	3Ah		Read/Write	
	It Value:	00h	Access: Size:	8 bits	
			0120.	0 010	
Bit	Access	Symbol			Description
[7:0]	R/W	VSYNC_DLT[7:0]			
Addre	YNC Delt ss Offset: lt Value:	a Difference Resu 3Bh 00h	Access: Size:	Read/Write 8 bits	
	Access	Symbol			Description
Bit	ALLESS	Symbol			
[7:0] 7 Inp Addre	R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h	Register Access: Size:	Read/Write 8 bits	
[7:0] 7 Inp Addre	R/W ut Sync S ss Offset:	HSYNC_DLT[7:0] Signal Detection F 3Fh	Access:		Description
[7:0] 7 Inp Addre Defau	R/W ut Sync S ss Offset: It Value:	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h	Access: Size:		•
[7:0] 7 Inp Addre Defau Bit	R/W ut Sync S ss Offset: It Value: Access	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol	Access: Size: 1:use trailing	8 bits	to sample
[7:0] 7 Inp Addre Defau Bit	R/W ut Sync S ss Offset: It Value: Access	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol	Access: Size: 1:use trailing 0:use leading When the edge	8 bits edge of hsync edge of hsync ges of vsync an	to sample to sample d hsync are too close, input detection
[7:0] 7 Inp Addre Defau Bit [7]	R/W ut Sync S ss Offset: It Value: Access R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS	Access: Size: 1:use trailing 0:use leading When the edge	8 bits edge of hsync edge of hsync ges of vsync an	to sample to sample
[7:0] 7 Inp Addre Defau Bit [7]	R/W ut Sync S ss Offset: It Value: Access R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS	Access: Size: 1:use trailing 0:use leading When the edg circuit can del	8 bits edge of hsync edge of hsync ges of vsync an lay vsync 6 cyc	to sample to sample d hsync are too close, input detection le of XCLK to avoid unstable detection
[7:0] 7 Inp Addre Defau Bit [7]	R/W ut Sync S ss Offset: It Value: Access R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS	Access: Size: 1:use trailing 0:use leading When the edg circuit can del 1:Automatical	8 bits edge of hsync edge of hsync ges of vsync an lay vsync 6 cycle	to sample to sample d hsync are too close, input detection le of XCLK to avoid unstable detection es of XCLK if CFSEEDGE is true.
[7:0] 7 Inp Addre Defau Bit [7] [6]	R/W ut Sync S ss Offset: It Value: Access R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS	Access: Size: 1:use trailing 0:use leading When the edg circuit can del 1:Automatical	8 bits edge of hsync edge of hsync ges of vsync an lay vsync 6 cycle	to sample to sample d hsync are too close, input detection le of XCLK to avoid unstable detection
[7:0] 7 Inp Addre Defau Bit [7]	R/W ut Sync S ss Offset: It Value: Access R/W R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS AUTOVSD6	Access: Size: 1:use trailing 0:use leading When the edg circuit can del 1:Automatical	8 bits edge of hsync edge of hsync ges of vsync an lay vsync 6 cycle lly delay 6 cycle les of XCLK if I	to sample to sample d hsync are too close, input detection le of XCLK to avoid unstable detection es of XCLK if CFSEEDGE is true.
[7:0] 7 Inp Addre Defau Bit [7] [6]	R/W ut Sync S ss Offset: It Value: Access R/W R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS AUTOVSD6	Access: Size: 1:use trailing 0:use leading When the edg circuit can del 1:Automatical 0:Dealy 6 cyc	8 bits edge of hsync edge of hsync ges of vsync an lay vsync 6 cycl lly delay 6 cycle les of XCLK if I	to sample to sample d hsync are too close, input detection le of XCLK to avoid unstable detection es of XCLK if CFSEEDGE is true.
[7:0] 7 Inp Addre Defau Bit [7] [6]	R/W ut Sync S ss Offset: It Value: Access R/W R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS AUTOVSD6	Access: Size: 1:use trailing 0:use leading When the edg circuit can del 1:Automatical 0:Dealy 6 cyc AUTOVSD6 F	8 bits edge of hsync edge of hsync ges of vsync an lay vsync 6 cycle les of XCLK if I FCSVSD6T x Auom	to sample to sample d hsync are too close, input detection le of XCLK to avoid unstable detection es of XCLK if CFSEEDGE is true. FCVSD6 is true
[7:0] 7 Inp Addre Defau Bit [7] [6]	R/W ut Sync S ss Offset: It Value: Access R/W R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS AUTOVSD6	Access: Size: 1:use trailing 0:use leading When the edg circuit can del 1:Automatical 0:Dealy 6 cyc AUTOVSD6 F 1	8 bits edge of hsync edge of hsync ges of vsync an lay vsync 6 cycle lly delay 6 cycle les of XCLK if I FCSVSD6T x Auom 1 Force	to sample to sample d hsync are too close, input detection le of XCLK to avoid unstable detection es of XCLK if CFSEEDGE is true. FCVSD6 is true
[7:0] 7 Inp Addre Defau Bit [7] [6]	R/W ut Sync S ss Offset: It Value: Access R/W R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS AUTOVSD6 FCVSD6	Access: Size: 1:use trailing 0:use leading When the edg circuit can del 1:Automatical 0:Dealy 6 cyc AUTOVSD6 F 1 0	8 bits edge of hsync edge of hsync ges of vsync an lay vsync 6 cycle lly delay 6 cycle les of XCLK if I FCSVSD6T x Auom 1 Force	to sample to sample d hsync are too close, input detection le of XCLK to avoid unstable detection es of XCLK if CFSEEDGE is true. FCVSD6 is true atically delay VSync 6 X0LK if CFSEEDCE is true to delay VSync 6 X0LK
[7:0] Addre Defau [7] [6] [5]	R/W ut Sync S ss Offset: It Value: R/W R/W R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS AUTOVSD6 FCVSD6 CFSEEDGE	Access: Size: 1:use trailing 0:use leading When the edg circuit can del 1:Automatical 0:Dealy 6 cyc AUTOVSD6 F 1 0 0	8 bits edge of hsync edge of hsync ges of vsync an lay vsync 6 cycle lly delay 6 cycle les of XCLK if I FCSVSD6T x Auom 1 Force	to sample to sample d hsync are too close, input detection le of XCLK to avoid unstable detection es of XCLK if CFSEEDGE is true. FCVSD6 is true atically delay VSync 6 X0LK if CFSEEDCE is true to delay VSync 6 X0LK isync Deally
[7:0] Addre Defau [7] [6] [5] [4] [3:2]	R/W ut Sync S ss Offset: It Value: R/W R/W R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS AUTOVSD6 FCVSD6 CFSEEDGE RESERVED	Access: Size: 1:use trailing 0:use leading When the edg circuit can del 1:Automatical 0:Dealy 6 cyc AUTOVSD6 F 1 0 0 VS and HS ed	8 bits edge of hsync r edge of hsync r ges of vsync an lay vsync 6 cycle les of XCLK if I FCSVSD6T x Auom 1 Force 0 No V	to sample to sample d hsync are too close, input detection le of XCLK to avoid unstable detection es of XCLK if CFSEEDGE is true. FCVSD6 is true atically delay VSync 6 X0LK if CFSEEDCE is true to delay VSync 6 X0LK isync Deally
[7:0] 7 Inp Addre Defau [7] [6] [5]	R/W ut Sync S ss Offset: It Value: R/W R/W R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS AUTOVSD6 FCVSD6 CFSEEDGE	Access: Size: 1:use trailing 0:use leading When the edg circuit can del 1:Automatical 0:Dealy 6 cyc AUTOVSD6 F 1 0 0 VS and HS ed 1: leading ed	8 bits edge of hsync edge of hsync ges of vsync an lay vsync 6 cycle ly delay 6 cycle les of XCLK if I FCSVSD6T x Auom 1 Force 0 No V edges are to close	to sample to sample d hsync are too close, input detection le of XCLK to avoid unstable detection es of XCLK if CFSEEDGE is true. FCVSD6 is true atically delay VSync 6 X0LK if CFSEEDCE is true to delay VSync 6 X0LK isync Deally
[7:0] 7 Inp Addre Defau [7] [6] [5] [4] [3:2]	R/W ut Sync S ss Offset: It Value: R/W R/W R/W	HSYNC_DLT[7:0] Signal Detection F 3Fh 00h Symbol HSTLSPVS AUTOVSD6 FCVSD6 CFSEEDGE RESERVED	Access: Size: 1:use trailing 0:use leading When the edg circuit can del 1:Automatical 0:Dealy 6 cyc AUTOVSD6 F 1 0 0 VS and HS ed 0: falling edg	8 bits edge of hsync edge of hsync ges of vsync an lay vsync 6 cycle les of XCLK if I FCSVSD6T x Auom 1 Force 0 No V edges are to close dge of Vsi ge of His	to sample to sample d hsync are too close, input detection le of XCLK to avoid unstable detection es of XCLK if CFSEEDGE is true. FCVSD6 is true atically delay VSync 6 X0LK if CFSEEDCE is true to delay VSync 6 X0LK isync Deally

3.1.28 Left Border Cropping

Address Offset: 40h Default Value: 00h			Access: Read/Write Table 3-35 Left Border Croping
Bit	Access	Symbol	Description
[7:6]	R/W	RESERVED	
[5:0]	R/W	CROP_LEFTB	Remove noisy pixels appearing on left border. 1LSB =1 pixel

3.1.29 Gamma Correction for Video Source

	ss Offset: t Value:	42h 00h	Access: Read/Write Size: 8 bits
Bit	Access	Symbol	Description
[7:6]	R/W	VG_SEL	0: Both Y ans C 1:C 2:Y 3:Reserved
[5:2]	R/W	RESERVED	
[1]	R/W	VGAM_EN	Enable Video gamma correction
[0]	R/W	RESERVED	

3.1.30 Video Gamma Address Port Register

Bit	Access	Symbol		Description
	ss Offset: t Value:	43h 00h	Access: Size:	Read/Write 8 bits

Bit	Access	Symbol	Description
[7:0]	R/W	VGAM_ADR	Video gamma coefficient table address. The Index range is 00h~FFh

3.1.31 Video Gamma Write/Read Port Register

	ss Offset: It Value:	44h 00h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol	Description	
[7:0]	R/W	VGA_WR_D	Video gamma coefficient write data port.	

3.1.32 VSYNC Timing Measurement Register

Address Offset:	50h	Access:	Read/Write
Default Value:	00h	Size:	8 bits

Bit	Access	Symbol	Description			
[7]	R/W	RESERVED				
[6]	R/W	HSPMD	Register 0x5c and 0x5d can be HS pulse width or hsync period			
			1:Period in # of pixel clock.			
			0:Hsync pulse width in # of pixel clock.			
[5]	R		When EN_FRAMEXCLKCNT is enabled, a whole frame time can be obtained through XCLK counting. See registers 0x51, 0x52 and 0x53.			
			After this bit read back as 1, then clear EN_FRAMEXCLKCNT first before reading 0x51~0x53 values.			
[4]	R/W	EN_FRAMEXCLKCNT	When input VSync changes, enable this bit to start measurement on VSync using XCLK.			
[3:0]	R/W	RESERVED				

T118B Advanced Information-Confidential P/N-T118B-Rev01

	ss Offset:	51h	Access:	Read/Write	
Defaul	t Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:0]	R/W	FRMXCLK_SUM[7:0]			^
4 VSY	YNC Mea	asurement Counter	M Regist	er	
Addres	ss Offset: It Value:	52h 00h	Access: Size:	Read Only 8 bits	
Bit	Access	Symbol			Description
[7:0]	R/W	FRMXCLK_SUM[15:8]			
		asurement Counter			
	ss Offset:	53h	Access:	Read Only	
	t Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:0]	R/W	FRMXCLK_SUM[23:16]			
6 Hsi					
		5 41-		Developt	
	ss Offset: It Value:	54h 00h	Access: Size:	Read Only 8 bits	
			5126.	8 Dits	
Bit	Access	Symbol			Description
[7:0]	R	HSIZE[7:0]			
7 Hsi	70				
	ss Offset:	55h	A	Dood Only	
	lt Value:	00h	Access: Size:	Read Only 8 bits	
			0.20.	0.010	Description
Bit [7:4]	Access R/W	Symbol RESERVED			Description
[7:4]	R	HSIZE[11:8]			
[0.0]					
8 Vsi	ze				
Addres	ss Offset:	56h	Access:	Read Only	
Defau	lt Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:0]	R	VSIZE[7:0]			
9 Vsi	ze				
	ss Offset:	57h	Access:	Read Only	
Defaul	lt Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:4]	R/W	RESERVED			
	R	VSIZE[11:8]			

	ss Offset: It Value:	58h 00h	Access: Size:	Read Only 8 bits	
Bit	Access	Symbol			Description
[7:0]	R	HS_PERIOD[7	:0] HSYNC perio	od counted by X	CLK
1 HS	YNC Peri	iod MSB Regi	ster		
	ss Offset: It Value:	59h 00h	Access: Size:	Read Only 8 bits	
Bit	Access	Symbol			Description
[7:0]	R	HS_PERIOD[1	5:8] HSYNC peri	iod counted by X	(CLK
2 VS	YNC Peri	od LSB Regis	ster		
	ss Offset: It Value:	5Ah 00h	Access: Size:	Read Only 8 bits	
Bit	Access	Symbol			Description
[7:0]	R	VS_PERIOD[7	:0] VSYNC peri	od counted by i	nput HSYNC
3 VSY	YNC Peri	od MSB Regi	ster		
	ss Offset:	5Bh	Access:	Read Only	
Defaul	lt Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:4]	R/W	RESERVED			
[3:0]	R	VS_PERIOD[1	1:8] VSYNC peri	od counted by i	nput HSYNC
4 HS`	YNC Pul	se Width LSB	Register		
Addres	ss Offset:	5Ch	Access:	Read Only	
Defaul	It Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:0]	R	HS_WIDTH[7	0] HSYNC puls See HSPMD		d counted by dot clock
			Note: dot clo	ck speed is in 1	-pixel-per-clock mode
E 1101		a Width MCD	Deviator		
	ss Offset:	se Width MSB 5Dh	Access:	Read Only	
	It Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:4]	R	RESERVED)		
[3:0]	R	HS_WIDTH[11	:8] HSYNC puls	e width or perio	d counted by dot clock
6 VS	YNC Puls	se Width LSB	Register		
	ss Offset:	5Eh	Access:	Read Only	
	It Value:	00h	Size:	8 bits	
		Symbol			Description
Bit	Access	Symbol			Description

Delau	ss Offset: It Value:	5Fh 00h	Access: Size:	Read Only 8 bits	
Bit	Access	Symbol			Description
[7:4]	R	RESERVED			
[3:0]	R	VS_WIDTH[11:8]	VSYNC pulse	e width counted	l by input HSYNC
[0.0]					

3.2 Picture Enhancement Register Set

3.2.1 Bandwidth of Digital Color Transient Improvement

Address Offset: Default Value:		60h 02h	Access: Size: 8 bits	
Bit	Access	Symbol	Description	
[7]	R/W	DCTI_EC	DCTI Error Correction	
[6:1]	R/W	RESERVED		
[0]	R/W	DCTI_BW	0: high bandwidth 1: low bandwidth	

3.2.2 Luma Peaking Control

Address Offset: Default Value:		61h 08h	Access: Size: 8 bits				
Bit	Access	Symbol	Description				
[7]	R/W	PeakingEN					
[6]	R/W	HoldLR_PIX	When this bit is enabled, the peaking doesn't affect pixels appearing at Left/Right borders.				
[5:0]	R/W	PeakingCo					

3.2.3 Bandpass Peaking Coef

	ss Offset: It Value:	62h 04h	Access: Size: 8 bits
Bit	Access	Symbol	Description
[7:5]	R/W	RESERVED	
[4:0]	R/W	BP_COEF	

3.2.4 Highpass Peaking Coef

Address Offset: Default Value:			63h 04h	Access: Size:	8 bits	
	Bit	Access	Symbol			Description
	[7:5]	R/W	RESERVED			
	[4:0]	R/W	HP_COEF			

3.2.5 Lowpass Peaking Coef

Address Offset: 64h Default Value: 02h

Access: Size: 8 bits

Bit	Access	Symbol	Description
[7:3]	R/W	RESERVED	
[2:0]	R/W	LP_COEF	

3.2.6 Gain and Coring of DLTI

Address Offset: 65h

Access:

Defaul	lt Value:	08h		Size:	8 bits	
Bit	Access		Symbol			Description
[7:5]	R/W	1	DLTI GAIN			
[4:0]	R/W		DLTI_CO			
3.2.7 Gai	n and Co	oring	of DCTI			
	ss Offset:	66h		Access:		
Defau	lt Value:	08h		Size:	8 bits	
Bit	Access		Symbol			Description
[7:5]	R/W	[DCTI_GAIN			
[4:0]	R/W		DCTI_CO			
	ntrast Ad ss Offset: lt Value:	l just 68h 80h		Access: Size:	8 bits	
			• • •	3126.		
Bit	Access		Symbol			Description
[7:0]	R/W		LumaCON			
3.2.9 Brig	ghtness	Adjus	t			
	ss Offset:	69h		Access:		
Defau	t Value:	80h		Size:	8 bits	
Bit	Access		Symbol			Description
[7:0]	R/W		LumaBRI			
3.2.10 Hue	e Sin Adj	ust				
	ss Offset:	6Ah		Access:		
Defau	t Value:	00h		Size:	8 bits	
Bit	Access		Symbol			Description
[7:0]	R/W		HueSin			
3.2.11 Hue	e Cos Ad ss Offset:	l just 6Bh		Access:		
	It Value:	7Fh		Size:	8 bits	
Bit	Access		Symbol			Description
[7:0]	R/W		HueCos			
3.2.12 Chr	oma Sat	uratio	on Adjust			
	ss Offset:	6Ch		Access:		
	It Value:	80h		Size:	8 bits	
Bit	Access		Symbol			Description
[7:0]	R/W		ChromSat			

3.3 Scaling Register Set

3.3.1 Scaling General Control Register

Address Offset: Default Value:		70h 00h	Access: Size:	Read/Write 8 bits				
Bit	Access	Symbol		Description				
[7:6]	R/W	RESERVED						
[5]	R/W	Inv_VideoF	Inv_VideoF: Reverse input odd field control for intra field scaling, only take action when ITLCPRO is set to 1.					
[4]	R/W	Dclki_is_Faster		Software need to turn this bit on when the freq of input pixel clock is higher than output pixel clock.				
[3:2]	R/W	De-interlacing option	00:1/2 line 01:1/4 line 10: 1/8 line					
[0]	R/W	C16_Pointer_RST	Reset coef ta 1: Reset write 0: Don't Care	e pointer to 0x00.				

3.3.2 Scaling Coefficient Data Port Register

Address Offset: Default Value:		71h 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol			Description
[7:0]	R/W	Coef_Data_Port			

3.3.3 Horizontal Scale Step LSB Register

Address Offset: Default Value:		72h 00h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:0]	R/W	H Scale Step [7:0]		

3.3.4 Horizontal Scale Step MSB Register

Address	Offset:	7

Address Offset:	73h	
Default Value:	00h	

Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description
[7:0]	R/W	H_Scale_Step [15:8]	

3.3.5 Vertical Scale Step LSB Register

Address Offset:	74h	Access:	Read/Write
Default Value:	00h	Size:	8 bits

Bit	Access	Symbol	Description
[7:0]	R/W	V_Scale_Step [7:0]	

	ss Offset: It Value:	75h 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol			Description
[7:0]	R/W	V_Scale_Step [15:8]			
			<u>-</u>		
7 Hor	rizontal A	Aspect Ratio Regis	ster		
	ss Offset:	76h	Access:	Read/Write	
Defaul	It Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:0]	R/W	HASPR[7:0]			
		Aspect Ratio Regis			
	ss Offset:	77h	Access:	Read/Write	
Defaul	It Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7]	R/W	HASPEN			
[6]	R/W	HASP_C_ELG			
[5:0]	R/W	HASPR[13:8]			
9 Ant	ialiasing	Filtering			
	ss Offset:	78h	Access:	Read/Write	
	It Value:	00h	Access. Size:	8 bits	
				0 010	Description
Bit	Access	Symbol			Description
[7:6]	R/W R/W	RESERVED	2. 1 DE10	25.0.25.0.25.0	251
[5:4]	R/W	LPF_AVE	2: LPF ==[0	.25 0.25 0.25 0 25 0 5 0 251	.25]
			0/1:LPF ==[0		
[3]	R/W	LPF BND DUP			pixels at starting and ending position.
[2]	R/W	RESERVED		0 0	
[1:0]	R/W	LPF_SHPIX	Pipelined alig	nment for antia	liasing LPF
10 Hal	f Sampli	ng and Luma High	า Boost		
	ss Offset:	79h	Access:	Read/Write	
	It Value:	00h	Size:	8 bits	
Defau					
Defaul Bit	Access	Symbol			Description
Bit		Symbol RESERVED			Description
	Access R/W R/W				•
Bit [7:6] [5]	R/W R/W	RESERVED En_Half_Input	Half Sampling must be disat		· · ·
Bit [7:6] [5] [4]	R/W R/W R/W	RESERVED En_Half_Input RESERVED	must be disat	oled.	· · ·
Bit [7:6] [5]	R/W R/W	RESERVED En_Half_Input		oled.	· · ·
Bit [7:6] [5] [4] [3:0]	R/W R/W R/W	RESERVED En_Half_Input RESERVED LumaHB[3:0]	must be disat	oled.	·
Bit [7:6] [5] [4] [3:0]	R/W R/W R/W R/W	RESERVED En_Half_Input RESERVED LumaHB[3:0]	must be disat	oost Coef	•
Bit [7:6] [5] [4] [3:0] .11 Chr Addres	R/W R/W R/W R/W	RESERVED En_Half_Input RESERVED LumaHB[3:0] h Boost 7Ah	Access:	oost Coef Read/Write	Description
Bit [7:6] [5] [4] [3:0] .11 Chr Addres	R/W R/W R/W R/W	RESERVED En_Half_Input RESERVED LumaHB[3:0]	must be disat	oost Coef	· · ·

Chroma High Boost Coef

RESERVED

ChromaHB[3:0]

[7:4] [3:0] R/W

R/W

	ss Offset: It Value:	7Bh 00h		Access: Size:	Read/Write 8 bits	
Bit	Access		Symbol			Description
[7:0]	R/W		YDrTh	Edge thresho	ld value for 2 nd	derivative of Luma
	roma Hig		ost			
	ss Offset: It Value:	7Ch 00h		Access: Size:	Read/Write 8 bits	
Bit	Access		Symbol			Description
[7:0]	R/W		CDrTh	Edge thresho	ld value for 2 nd	derivative of Chroma
	aler Fram ss Offset:	e Co 7Dh	lor Y	Access:	Read/Write	
	It Value:	10h		Size:	8 bits	
Bit	Access		Symbol			Description
[7:0]	R/W		SCFR_Y			
F O · · ·						
	aler Fram		lor Cb			
	ss Offset: It Value:	7Eh 80h		Access: Size:	Read/Write 8 bits	
Bit	Access		Symbol	0120.	0 510	Description
[7:0]	R/W		SCFR Cb			Description
[7.0]		<u> </u>				
6 Sca	aler Fram	e Co	lor Cr			
	ss Offset:	7Fh		Access:	Read/Write	
Defaul	It Value:	80h		Size:	8 bits	
Bit	Access		Symbol			Description
[7:0]	R/W		SCFR_Cr			
7 Inn	ut Vsvnc		ding Edge to	DE Time (Counter 1/3	Register
	ss Offset:	81h		Access:	Read/Write	Register
	It Value:	00h		Size:	8 bits	
Bit	Access		Symbol			Description
[7:0]	R		TVIBLK[7:0]	of input vsynd	c and first valid	the time interval between leading edg
				This time inte	erval is TVIBLK	* (1/XCLK)
-	-		ding Edge to			Register
	ss Offset: It Value:	82h 00h		Access: Size:	Read/Write 8 bits	
Bit	Access		Symbol			Description
DIL						

Defau	ss Offset: It Value:	83h 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol		Description	ו
[7:0]	R/W	TVIBLK[23:16]			
20 Lin	e Buffer	Configuration L	SB Register		
	ss Offset: It Value:	84h 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol		Description	1
[7:0]	R/W	LBPRFL[7:0]		cause a time dealy in XCLK Vsync and leading edge of	
	a Duffan	Configuration M			
	ss Offset:	Configuration M	•		
	It Value:	85h 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol		Description	1
[7:0]	R/W	LBPRFL[15:8]			
Addre	ss Offset: It Value:	nc Vibration Ste 86h 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol		Description	١
[7:0]	R/W	HSVIB		c re-map factor in vertical Ac	
[7:0] 23 Ou Addre	R/W	-		c re-map factor in vertical Ac	
[7:0] 23 Ou Addre	R/W tput Vsy ss Offset:	HSVIB	Remapping Access:	c re-map factor in vertical Ac Register Read/Write	ctive period.
[7:0] 23 Ou Addre Defau	R/W tput Vsyr ss Offset: It Value:	HSVIB nc Front Porch F 87h 00h	Remapping Access: Size:	Register Read/Write 8 bits	ctive period.
[7:0] 23 Ou Addre Defau Bit [7:0]	R/W tput Vsyr ss Offset: It Value: Access R/W	HSVIB nc Front Porch F 87h 00h Symbol	Remapping Access: Size: Output HSyn	c re-map factor in vertical Ac Register Read/Write 8 bits Description c remap amount in vertical f	ctive period.
[7:0] 23 Our Addre Defau [7:0] 24 Lef Addre	R/W tput Vsyr ss Offset: It Value: Access R/W	HSVIB nc Front Porch F 87h 00h Symbol VSFPRMP	Remapping Access: Size: Output HSyn	c re-map factor in vertical Ac Register Read/Write 8 bits Description c remap amount in vertical f	ctive period.
[7:0] 23 Our Addre Defau [7:0] 24 Lef Addre	R/W tput Vsyr ss Offset: It Value: Access R/W t Display ss Offset:	HSVIB nc Front Porch F 87h 00h Symbol VSFPRMP VBorder Configu 88h	Remapping Access: Size: Output HSyn Iration Regi Access:	c re-map factor in vertical Ac Register Read/Write 8 bits Description c remap amount in vertical finite ster Read/Write	ctive period.
[7:0] 23 Our Addre Defau [7:0] 24 Lef Addre Defau	R/W tput Vsyr ss Offset: It Value: Access R/W t Display ss Offset: It Value:	HSVIB nc Front Porch F 87h 00h Symbol VSFPRMP VSFPRMP VBorder Configu 88h 00h	Remapping I Access: Size: Output HSyn Iration Regi Access: Size: When Outpu is assigned a	c re-map factor in vertical Active Register Read/Write 8 bits Description c remap amount in vertical for ster Read/Write 8 bits Description pixel's index is less than Hf s left display border	ctive period. n ront porch period. n RDSPLB, output pixel valu
[7:0] 23 Our Addre Defau [7:0] 24 Lef Addre Defau Bit [7:0]	R/W tput Vsyr ss Offset: It Value: Access R/W t Display ss Offset: It Value: Access R/W	HSVIB nc Front Porch F 87h 00h Symbol VSFPRMP VBorder Configu 88h 00h HLDSPLB[7:0]	Remapping Access: Size: Output HSyn Iration Regin Access: Size: When Output is assigned a {FMCLRRDE	c re-map factor in vertical Ac Register Read/Write 8 bits Description c remap amount in vertical find ster Read/Write 8 bits Description pixel's index is less than Hf s left display border , FMCLRGRN , FMCLRBLU	ctive period. n ront porch period. n RDSPLB, output pixel valu
[7:0] 23 Our Addre Defau Bit [7:0] 24 Lef Addre Defau Bit [7:0] 25 Lef	R/W tput Vsyr ss Offset: It Value: Access R/W t Display ss Offset: It Value: Access R/W t Display t Display	HSVIB nc Front Porch F 87h 00h Symbol VSFPRMP V Border Configu 88h 00h HLDSPLB[7:0] V Border Configu	Remapping Access: Size: Output HSyn Iration Regi Access: Size: When Output is assigned a {FMCLRRDE	c re-map factor in vertical Ac Register Read/Write 8 bits Description c remap amount in vertical f ster Read/Write 8 bits Description pixel's index is less than Hf s left display border , FMCLRGRN , FMCLRBLL ster	ctive period. n ront porch period. n RDSPLB, output pixel valu
[7:0] Addre Defau Bit [7:0] 24 Lef Addre Defau [7:0] Bit [7:0] 25 Lef Addre	R/W tput Vsyr ss Offset: It Value: Access R/W t Display ss Offset: It Value: Access R/W	HSVIB nc Front Porch F 87h 00h Symbol VSFPRMP VBorder Configu 88h 00h HLDSPLB[7:0]	Remapping Access: Size: Output HSyn Iration Regin Access: Size: When Output is assigned a {FMCLRRDE	c re-map factor in vertical Ac Register Read/Write 8 bits Description c remap amount in vertical find ster Read/Write 8 bits Description pixel's index is less than Hf s left display border , FMCLRGRN , FMCLRBLU	ctive period. n ront porch period. n RDSPLB, output pixel valu
[7:0] Addre Defau Bit [7:0] 24 Lef Addre Defau [7:0] Bit [7:0] 25 Lef Addre	R/W tput Vsyi ss Offset: It Value: Access R/W t Display ss Offset: It Value: Access R/W t Display ss Offset: Sr/W	HSVIB nc Front Porch F 87h 00h Symbol VSFPRMP VBorder Configu 88h 00h HLDSPLB[7:0] VBorder Configu 89h	Remapping Access: Size: Output HSyn Iration Regi Access: Size: When Output is assigned a {FMCLRRDE Iration Regi Access:	c re-map factor in vertical Active Register Read/Write 8 bits Description c remap amount in vertical for ster Read/Write 8 bits Description pixel's index is less than Hf s left display border , FMCLRGRN , FMCLRBLL ster Read/Write	ctive period.

Bit	Access	Symbol	Description
[6]	R/w	VDSPLB_INV	Vertical border is on if VDSPLB_INV is set as follows 1: VTDSPLB < VBDSPLB 0: Vertical border < VTDSPLB or VBDSPLB < Vertical border
[5]	R/W	HDSPLB_STY	Border style 1: mesh 0: solid
[4]	R/W	VDSPLB_STY	Border style 1: mesh 0: solid
[3:0]	R/W	HLDSPLB[11:8]	

3.3.26 Right Display Border Configuration LSB Register

Address Offset: 8Ah Default Value: 00h

Acces Size:

Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description
[7:0]	R/W		When Output pixel's index is greater than HRDSPLB, output pixel value is assigned as right display border {FMCLRRDE, FMCLRGRN , FMCLRBLU}

3.3.27 Right Display Border Configuration MSB Register

Address Offset:	8Bh
Default Value:	00h

Access: Read/Write Size: 8 bits

	t talao.		
Bit	Access	Symbol	Description
[7:4]	R/W	RESERVED	
[3:0]	R/W	HRDSPLB[11:8]	

3.3.28 Top Display Border Configuration LSB Register

	ss Offset: It Value:	8Ch 00h	Access: Size:	Read/Write 8 bits
Bit	100000	Ourseland		
ы	Access	Symbol		Description

3.3.29 Top Display Border Configuration MSB Register

Address Offset:	8Dh
Default Value:	00h

Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description
[7:6] R/W	HDSPLB_GRID[1:0]	H grip precision,
			00b: 1 pixel
			01b: 4 pixels
			10b: 16 pixels
			11b: 32 pixels
[5:4] R/W	VDSPLB_GRID[1:0]	V grip precision
			00b: 1 line
			01b: 4 lines
			10b: 16 lines
			11b: 32 lines
[3:0] R/W	VTDSPLB[11:8]	

3.3.30 Bottom Display Border Configuration LSB Register

Address Offset:	8Eh
Default Value:	00h

Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description
[7:0]	R/W	VBDSPLB[7:0]	

3.3.31 Bottom Display Border Configuration MSB Register

	ss Offset: It Value:	8Fh 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol		Description	I
[7:4]	R/W	RESERVED			
[3:0]	R/W	VBDSPLB[11:8]		× *	

3.4 Color Space Converter Register Set

3.4.1 Image Function Control Register

	ss Offset: It Value:	90h 00h	Access: Size:	Read/Write 8 bits		
Bit	Access	Symbol		Description		
[7:6]	R/W	GATS[1:0]	Gamma Tabl	e Select. Default	=2'b00.	
			GATS	5[1:0]	Polarity	
			2'b'	11	Gamma Table R	
			2'b	10	Gamma Table G	
			2'b(01	Gamma Table B	
			2'b(00	All 3	
[5]	R/W	RESERVED				
[4]	R/W	RESERVED	Reserved			
[3]	R/W	RESERVED	Reserved			
[2]	R/W	EN_CSC	Enable CSC			
[1]	R/W	EN_GAMMA	Enable Gam	ma.		
[0]	R/W	EN_DITHER	Enable Dithe	ring.		

3.4.2 Built-in Pattern Generator Control Register

Address Offset:	91h	Access:	Read/Write
Default Value:	0Ch	Size:	8 bits

Bit	Access	Symbol	Description			
[7]	R/W	EFMCLR	Enable Frame background color Turn on this bit may disable Scaler's color and show user- defined color on LCD panel. See 0x9D, 0x9E and 0x9F for user-defined color.			
[6]	R/W	ESLDSW	This bit may enable pattern generator shows 9 patterns sequentially.EFMCLR, ESLDSWOutput2'b00Normal Color2'b01Normal Color2'b10Still pattern2'b11Motion patterns			
[5]	R/W	VBAR	1: indicate vertical gray bars 0: indicate horizontal gray bars			
[4]	R/W	PLBIT	1: indicate 8-bit patterns 0:indicate 6-bit patterns			
[3:0]	R/W	PTN	Show nth pattern on LCD pane When Both EFMCLR and ESL generator may show 0, 1 ,2 parrerns we can show on LCD	DSW are enabled, pattern up to PTNth. There are 12		

3.4.3 GAMMA Table Address Port Register

		ss Offset: t Value:	93h 00h	Access: Size:	Read/Write 8 bits
В	it	Access	Symbol	Description	
[7:	:0]	R/W	GAMMA_ADR	Gamma coefficient table address. The Index range is 00h~20h	

	ss Offset: t Value:	94h 00h	Access: Size:	Read/Write 8 bits			
Bit	Access	Symbol			Description		
[7:0]	R/W	GAMMA_WR_D	Gamma coeff	ficient write data	port.		
Blad	ck I evel	Expansion Thre	shold				
Addres	s Offset:	95h	Access:	Read/Write			
Defaul	t Value:	10h	Size:	8 bits			
Bit	Access	Symbol			Description		
[7:0]	R/W	BLE_TH					
.6 VIP Black level Expansion Gain / Offset Control Register							
					gister		
	s Offset: tValue:	96h 00h	Access: Size:	Read/Write 8 bits			
			0126.				
Bit	Access	Symbol			Description		
[7:4]	R/W	BLE_GAIN					
[3:2]	R/W	RESERVED					
[1:0]	R/W	BLE_OFFSET					
CSC	C Y Coef						
	s Offset:	97h	Access:	Read/Write			
Default	t Value:	95h	Size:	8 bits			
Bit	Access	Symbol			Description		
[7:0]	R/W	YCoefCSC	1.7-bit fixed p	oint			
		oef of Cr					
	s Offset:	98h	Access:	Read/Write			
Default	t Value:	CCh	Size:	8 bits			
Bit	Access	Symbol			Description		
[7:0]	R/W	CrCoef_R	1.7-bit fixed p	oint			
~~~							
		Coef of Cb					
	s Offset:	99h	Access:	Read/Write			
Default	t Value:	64h	Size:	8 bits			
Bit	Access	Symbol			Description		
[7:0]	R/W	CbCoef_G	0.8-bit fixed	point			
	Green	Coef of Cr					
		9Ah	Access:	Read/Write			
	t Value:	D0h	Size:	8 bits			
Addres					Description		
Addres Defaul		Symbol					
Addres	Access R/W	Symbol CrCoef G	0.8-bit fixed p		Description		

# 3.4.11 CSC Blue Coef of Cb

	ss Offset: It Value:	9Bh 81h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol	Description	
[7:0]	R/W	CbCoef B	2.6-bit fixed point	

### 3.4.12 Pattern Color Gradient & Dithering Mode Register

Address Offset:	9Ch
Default Value:	00h

Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description		
[7:4]	R/W	CLRGRDT[3:0]	When both ESLDSW and EFMCLR are enabled, CLRGRDT may set color gradient at pattern 2, 3, 4, 5		
[3:2]	R/W	RESERVED			
[1:0]	R/W	DITHER_MD	Dithering mode. It is er	habled by register 90h.	
			DITHER_MD	Output	
			2'b00	4-bit output	
			2'b01	5-bit output	
			2'b10	6-bit output	
			2'b11	7-bit output	

# 3.4.13 Frame Color Red Configuration Register

DIL	ALLESS	Symbol	Description
[7:0]	R/W	FMCLRRDE	8 bits of red color depth for frame color.

# 3.4.14 Frame Color Green Configuration Register

	ss Offset: It Value:	9Eh 00h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol	Description	
[7:0]	R/W	FMCLRGRN	8 bits of green color depth for frame color.	

## 3.4.15 Frame Color Blue Configuration Register

	ss Offset: It Value:	9Fh 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol		Description	
[7:0]	R/W	EMCI RBI U	8 bits of blue color depth for frame color.		

#### **OSD Register Set** 3.5 (For detail OSD description, please refer to 2 Theory of Operation--OSD section.) 3.5.1 OSD Configuration Index Port Register Address Offset: A0h Access: Write Only Default Value: 00h Size: 8 bits Description Bit Access Symbol [7:0] W OSD CFG INDEX OSD Configuration Address Port 3.5.2 OSD Configuration Data Port Register Address Offset: A1h Access: Read/Write Default Value: 00h Size: 8 bits Bit Access Symbol Description [7:0] R/W OSD CFG DATA OSD Configuration Data Port 3.5.3 OSD RAM Address Port LSB Register Address Offset: A2h Access: Read/Write Default Value: 00h Size: 8 bits Bit Access Symbol Description [7:0] R/W OSD RAM AL OSD RAM Address Port LSB 3.5.4 OSD RAM Address Port MSB Register Address Offset: A3h Access: Read/Write Default Value: 00h Size: 8 bits Bit Access Description Symbol R/W OSD RAM AH OSD RAM Address Port MSB [7:0] 3.5.5 OSD RAM Data Port Register A4h Address Offset: Read/Write Access: Default Value: 00h Size: 8 bits Bit Access Symbol Description R/W OSD RAM D [7:0] OSD RAM Data Port 3.5.6 Reserved Address Offset: A5h Access: Read/Write Default Value: 00h Size: 8 bits Bit Access Symbol Description [7:0] R/W RESERVED

#### LCD Output Control Register Set 3.6 3.6.1 Display Window Horizontal Start LSB Register Address Offset: B0h Access: Read/Write Default Value: 10h 8 bits Size: Description Bit Symbol Access [7:0] R/W DWHS L Horizontal back porch. 3.6.2 Display Window Horizontal Start MSB Register Address Offset: B1h Access: Read/Write Default Value: 00h Size: 8 bits Bit Access Symbol Description R/W RESERVED [7:4] R/W DWHS H Horizontal back porch [3:0] 3.6.3 Display Window Vertical Start LSB Register Address Offset: B2h Access: Read/Write Default Value: 10h Size: 8 bits Bit Access Description Symbol R/W DWVS L Vertical back porch. [7:0] 3.6.4 Display Window Vertical Start MSB Register Address Offset: B3h Access: Read/Write Size: Default Value: 00h 8 bits Bit Access Symbol Description R/W RESERVED [7:4] R/W DWVS H [3:0] Vertical back porch 3.6.5 Display Window Horizontal Width LSB Register Address Offset: B4h Access: Read/Write Default Value: E0h Size: 8 bits Bit Access Symbol Description R/W DWHSZ L [7:0] Horizontal Active. 3.6.6 Display Window Horizontal Width MSB Register Address Offset: B5h Access: Read/Write Default Value: 01h Size: 8 bits Bit Access Symbol Description R/W RESERVED [7:4] [3:0] R/W DWHSZ H Horizontal Active.

	ss Offset: It Value:	B6h EAh		Access: Size:	Read/Write 8 bits	
Bit	Access		Symbol			Description
[7:0]	R/W		DWVSZ_L	Vertical Activ	e.	
			Vertical Wic	th MSB Re		
	ss Offset: t Value:	B7h 00h		Access: Size:	Read/Write 8 bits	
Bit	Access		Symbol			Description
[7:4]	R/W		RESERVED			
[3:0]	R/W		DWVSZ_H			
			rizontal Tot			LSB Register
	ss Offset: t Value:	B8h 7Ah		Access: Size:	Read/Write 8 bits	
Bit	Access		Symbol			Description
[7:0]	R/W		PH_TOT_L	Output horizo	ontal total dots	
Addres	<b>play Par</b> ss Offset: t Value:	<b>nel Ho</b> B9h 02h	rizontal Tot	t <b>al Dots per</b> Access: Size:	Scan Line Read/Write 8 bits	MSB Register
Bit	Access		Symbol			Description
[7:4]	R/W	F	RESERVED			
[3:0]	R/W		PH_TOT_H			
1 Dis	play Par	nel Ve	rtical Total	Lines per F	rame LSB	Register
Addres	ss Offset: t Value:	BAh 06h		Access: Size:	Read/Write 8 bits	
Bit	Access		Symbol			Description
[7:0]	R/W		PV_TOT_L	Output vertica	al total lines	
2 Dis	play Par	nel Ve	rtical Total	Lines per F	rame MSB	Register
	ss Offset: t Value:	BBh 01h		Access: Size:	Read/Write 8 bits	
Bit	Access		Symbol			Description
[7:4]	R/W	F	RESERVED			
[3:0]	R/W		PV_TOT_H			
3 Dis	play Par	nel HS	YNC Width	LSB Regist	ter	
Addres	ss Offset: t Value:	BCh 08h		Access: Size:	Read/Write 8 bits	
	Access		Symbol			Description

#### 3.6.14 Display Panel HSYNC Width MSB Register Address Offset: BDh Access: Read/Write Default Value: 00h Size: 8 bits Bit Access Symbol Description R/W [7:4] RESERVED [3:0] R/W PH PW H 3.6.15 Display Panel VSYNC Width LSB Register Address Offset: BEh Access: Read/Write Default Value: 03h Size: 8 bits Bit Access Symbol Description PV PW L [7:0] R/W 3.6.16 Display Panel VSYNC Width MSB Register Address Offset: BFh Access: Read/Write Default Value: 00h Size: 8 bits Bit Access Symbol Description R/W RESERVED [7:4] [3:0] R/W PV PW H 3.6.17 Panel Output Signal Control 1 Register Address Offset: C0h Access: Read/Write Default Value: 01h Size: 8 bits Bit Access Symbol Description [7:6] R/W RESERVED R/W EN SPANEL Enable Serial RGB panel interface [5] R/W RESERVED [4] R/W DAT NEG 1:Negative RGB Data [3] 0:Positive RGB Data PHSYNC Polarity. Default=0. [2] R/W POUT CTL1[2] POUT_CTL1[2] Polarity ACTIVE LOW 0 ACTIVE HIGH 1 [1] R/W POUT_CTL1[1] PVSYNC Polarity. Default=0. POUT CTL1[1] Polarity ACTIVE LOW 0 1 ACTIVE HIGH PDE polarity. Default=0. [0] R/W POUT CTL1[0] POUT_CTL1[0] Polarity ACTIVE LOW 0 1 ACTIVE HIGH

### 3.6.18 Panel Output Signal Control 3 Register

Addres	ss Offset: t Value:	C1h 00h	Access: Rea Size: 8 bit	id/Write ts
Bit	Access	Symbol		Description
[7]	R/W	SSCEN	Spread spectrum cl	ock
[6:5]	R/W	SSCTL	SSCTL	Freq Devitaion
			0	±0.3125%
			1	±0.6250%
			2	±1.2500%
			3	±2.5000%
[3]	R/W	DCLK_INV	DCLK Polarity. De	fault=0.
			DCLK_INV	Mode
			0	Normal
			1	Inverted
[2:1]	R/W	RESERVED		
[0]	R/W	DDR_SDRV	1:DDR source drive 0:SDR source drive	

### 3.6.19 Panel VSYNC Frame Delay Control Register

Address Offset:	C2h
Default Value:	00h

Read/Write Access: 8 bits Size:

Bit	Access	Symbol	Description
DIL	ALLESS	Symbol	•
[7]	R/W	VO INTERLACE	Convert interlaced input timing for Output timing generation.
		_	
[6:5]	R/W	HSO_to_VSO_DLY	0= 0-pixel clocks behind HSO
			1=2-pixel clocks behind HSO
			2=4-pixel clocks behind HSO
			3=6-pixel clocks behind HSO
[4]	R/W	PSYNC_STR	1:Block input vsync triggering on output vsync
			0: Allow input vsync to trigger output vsync
[3]	R/W	ELASTPHS	0= Short line, i.e., last hsync is less than 1.0 line
			1= Long line , i.e.,last hsync is greater than 1.0 line
[2]	R/W	EN_SAVE_REC	Save recovery mode
[1]	R/W	IGNORE_VSYNC	Ignore the input VSYNC. This can be used for output free run when
			input VSYN is not available
[0]	R/W	Reserved	

### 3.6.20 Panel VSYNC Frame Delay Line Count LSB Register

Address Offset: C3h Default Value: 00h

Access: Read/Write

ol			Description
	Size:	8 bits	

Bit	Access	Symbol	Description
[7:0]	R/W	PV_DELAY_L	

# 3.6.21 Panel VSYNC Frame Delay Line Count MSB Register

Address Offset: C4h 00h Default Value:

Read/Write Access: Size: 8 bits

Γ	Bit	Access	Symbol	Description
	[7:4]	R/W	RESERVED	

[3:0]	R/W	PV_DELAY_H	Delay last stage VSync output, in the unit of output HSync leading
			edge.

# 3.6.22 Serial RGB Output Interface

Address Offset:	C
Default Value:	2

C5h 22h

Access: Read/Write 8 bits Size:

Bit	Access	Symbol	Description		
[7]	R/W	RESERVED			
[6]	R/W	SPL_VS_1T	For Serial RGB interface, Vsync pulse width can be programmed as 1 or more cycles wide, 1:1 cycle wide 0:see P0_BEh,P0_BFh		
[5]	R/W	SPL_HS_1T	For Serial RGB interface, Hsync pulse width can be programmed as 1 or more cycles wide, 1:1 cycle wide 0:see P0_BCh,P0_BDh		
[4:2]	R/W	RESERVED			
[1:0]	R/W	SPL_SYNCPH	Sync tip can appears at position 0,1 or 2, Where 2 stands for B, 1 for G, 0 for R 3 is not allowed.		

# 3.6.23 Output RGB Reordering Register

Address Offset: C7h Default Value: 00h			Access: Read/W Size: 8 bits	Vrite
Bit	Access	Symbol		Description
[7]	R/W	RGB3XSEQ	Serial RGB output sequ 1:210-210-210 0:012-012-012, where 2 stands for B, 1	
[6]	R/W	RGB_CFRT	Shift Right/Left RGB 1: GBR 0: BRG	
[5]	R/W	RGB_CFLT	Color Filter Line Togglin 1:Odd line,i.e.,1,3,5 0:Even line, ie, 2, 4, 6	-
[4]	R/W	RGB_CFMD	Color Filter Type 1:Delta 0:Strip	
[3]	R/W	BIGENDIANE	0: Ro/Go/Bo[7:0] 1: Ro/Go/Bo[0:7]	
[2:0]	R/W	RGBSWAPE	RGBSWAPE           0           1           2           3           4	Ro Go Bo Ri Gi Bi Ri Bi Gi Gi Bi Ri Gi Ri Bi Bi Ri Gi
			5 6	Bi Gi Ri Bi Ri Gi
			7	Bi Gi Ri

	ss Offset: t Value:	C8h 15h	Access: Size:	Read/Writ 8 bits	e
Bit	Access	Symbol			Description
[7]	R/W	Reserved			
[6:0]	R/W	PLLDIV_F	PLL feedbac	k divider. Def	ault=21.
5 Out	put PLL	Divider 2 Regist	er		
Addres	ss Offset:	C9h	Access:	Read/Writ	e
Defaul	t Value:	02h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:5]	R/W	Reserved			
[4:0]	R/W	PLLDIV_I	PLL Input Div	vider. Default	=2.
6 Out	put PLL	Divider 3 Regist	er		
	ss Offset:	CAh	Access:	Read/Writ	e
Defaul	t Value:	03h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:6]	R/W	PLLMX	PLL MUX Fu	nction Select	
			PLL	MX XV	Mode
			2'b0	00	PLLCLK
			2'b0	01	Bypass PLL
			2'b1	10	Keep High
			2'b1	1	Keep High
[5]	R/W	PLLPD		Display PLL .	
[4]	R/W	PLLDIV2		=PLLDIV_O+	
10.01	<b>B</b> 447		_	=PLLDIV_O+	1
[3:2]	R/W	DPLL_EXDIV	PLL addition		when Carial DCD is enabled
			-	-	when Serial RGB is enabled
			2: reserved	4, Only Vallu V	when Serial RGB is enabled
			3: reserved		
[1:0]	R/W	PLLDIV O		Divider. Defau	ult=1.
			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		
•		se Delay			
	ss Offset:	CBh	Access:	Read/Writ	e
	t Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:4]	R/W	PHASE_1	Phase of CP	H1	
[3:0]	R/W	DIVN			
-	<b>ital Phas</b> ss Offset:	<b>se Delay</b> CCh	Access:	Read/Writ	
	t Value:	00h	Size:	8 bits	
_	Access	Symbol			Description
Bit	ALLESS	Oymbol			
Bit [7:4]	R/W	PHASE_3	Phase of CP	H3	

Defaul	ss Offset: It Value:	CDh 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol			Description
[7:1]	R/W	RESERVED			
[0]	R/W	EN3XAA	Enable Sub-p	vixel Anti-alasing	g
0.11.5.4		Jain Diamlass Of an			
		Main Display Star			
	ss Offset: It Value:	D8h 00h	Access: Size:	Read/Write 8 bits	
			5126.	0 Dits	
Bit	Access	Symbol			Description
[7:0]	R/W	HMDISP_STR			
		Jain Diamlan Otam			
		Main Display Star	t		
	ss Offset:	D9h	Access:	Read/Write	
Jefaul	It Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:4]	R/W	RESERVED			
[3:0]	R/W	HMDISP_STR			
2 Ver	tical Mai	n Display Start			
Addres	ss Offset:	DAh	Access:	Read/Write	
Defaul	It Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:0]	R/W	VMDISP STR			Decemption
	1.7.4.4				
	tical Mai	n Display Start			
3 Ver		n Display Start	Access:	Read/Write	
B Ver	<b>tical Mai</b> ss Offset: It Value:	<b>n Display Start</b> DBh 00h	Access: Size:	Read/Write 8 bits	
<b>3 Ver</b> Addres Defaul	ss Offset: It Value:	DBh 00h			Description
S Ver Addres Defaul Bit	ss Offset: It Value: <b>Access</b>	DBh 00h Symbol			Description
<b>3 Ver</b> Addres Defaul <b>Bit</b> [7:4]	ss Offset: It Value: <b>Access</b> R/W	DBh 00h Symbol RESERVED			Description
<b>3 Ver</b> Addres Defaul <b>Bit</b> [7:4]	ss Offset: It Value: <b>Access</b>	DBh 00h Symbol			Description
3 Ver Addres Defaul Bit [7:4] [3:0]	ss Offset: It Value: Access R/W R/W	DBh 00h Symbol RESERVED VMDISP_STR	Size:		Description
<b>3 Ver</b> Addres Defaul [7:4] [3:0] <b>4 Hor</b>	ss Offset: It Value: Access R/W R/W	DBh 00h RESERVED VMDISP_STR Main Display Size	Size:	8 bits	Description
3 Ver Addres Defaul [7:4] [3:0] 4 Hor Addres	ss Offset: It Value: Access R/W R/W	DBh 00h Symbol RESERVED VMDISP_STR	Size:		Description
3 Ver Addres Defaul [7:4] [3:0] 4 Hor Addres Defaul	ss Offset: It Value: <u>Access</u> R/W R/W <b>izontal I</b> ss Offset: It Value:	DBh 00h RESERVED VMDISP_STR Main Display Size DCh E0h	Size:	8 bits Read/Write	
3 Ver Addres Defaul [7:4] [3:0] 4 Hor Addres Defaul Bit	ss Offset: It Value: R/W R/W <b>Tizontal I</b> ss Offset: It Value: Access	DBh 00h Symbol RESERVED VMDISP_STR Main Display Size DCh E0h Symbol	Size:	8 bits Read/Write	Description
3 Ver Addres Defaul [7:4] [3:0] 4 Hor Addres Defaul	ss Offset: It Value: <u>Access</u> R/W R/W <b>izontal I</b> ss Offset: It Value:	DBh 00h RESERVED VMDISP_STR Main Display Size DCh E0h	Size:	8 bits Read/Write	
3 Ver Addres Defaul [7:4] [3:0] 4 Hor Addres Defaul Bit [7:0]	ss Offset: It Value: R/W R/W rizontal N ss Offset: It Value: Access R/W	DBh 00h Symbol RESERVED VMDISP_STR Main Display Size DCh E0h Symbol HMDISP_SIZE	Size: Access: Size:	8 bits Read/Write	
3 Ver Addres Defaul [7:4] [3:0] 4 Hor Addres Defaul Bit [7:0] 5 Hor	ss Offset: It Value: R/W R/W <b>izontal N</b> ss Offset: It Value: Access R/W	DBh 00h Symbol RESERVED VMDISP_STR Main Display Size DCh E0h Symbol HMDISP_SIZE	Size: Access: Size:	8 bits Read/Write 8 bits	
<b>B Ver</b> Addres Defaul <b>Bit</b> [7:4] [3:0] <b>4 Hor</b> Addres Defaul <b>Bit</b> [7:0] <b>5 Hor</b> Addres	ss Offset: It Value: R/W R/W <b>izontal I</b> ss Offset: It Value: Access R/W <b>izontal I</b> ss Offset:	DBh 00h Symbol RESERVED VMDISP_STR Main Display Size DCh E0h Symbol HMDISP_SIZE Main Display Size DDh	Size: Access: Size: Access:	8 bits Read/Write 8 bits Read/Write	
S Ver Addres Defaul Bit [7:4] [3:0] HOr Addres Defaul Bit [7:0] Hor Addres Defaul	ss Offset: It Value: Access R/W R/W izontal N ss Offset: It Value: Access R/W izontal N ss Offset: It Value:	DBh 00h Symbol RESERVED VMDISP_STR Main Display Size DCh E0h HMDISP_SIZE Main Display Size DDh 01h	Size: Access: Size:	8 bits Read/Write 8 bits	Description
3 Ver Addres Defaul [7:4] [3:0] 4 Hor Addres Defaul Bit [7:0] 5 Hor Addres Defaul	ss Offset: It Value: R/W R/W rizontal N ss Offset: It Value: Access R/W rizontal N ss Offset: It Value: Access	DBh 00h Symbol RESERVED VMDISP_STR Main Display Size DCh E0h HMDISP_SIZE Main Display Size DDh 01h Symbol	Size: Access: Size: Access:	8 bits Read/Write 8 bits Read/Write	
Ver     Addres     Defaul     Bit     [7:4]     [3:0]     Hor     Addres     Defaul     Defaul	ss Offset: It Value: Access R/W R/W izontal N ss Offset: It Value: Access R/W izontal N ss Offset: It Value:	DBh 00h Symbol RESERVED VMDISP_STR Main Display Size DCh E0h HMDISP_SIZE Main Display Size DDh 01h	Size: Access: Size: Access:	8 bits Read/Write 8 bits Read/Write	Description

	ss Offset: It Value:	DEh EAh	Access: Size:	Read/Write 8 bits	9
Bit	Access	Symbol			Description
[7:0]	R/W	VMDISP_SIZE			
		n Display Size			
	ss Offset: It Value:	DFh 00h	Access: Size:	Read/Write 8 bits	9
Bit	Access	Symbol			Description
[7:4]	R/W	RESERVED			
[3:0]	R/W	VMDISP_SIZE			
8 Pov	vor Mans	agement Control	Rogistor		
	ss Offset:	E0h	Access:	Read/Write	
	It Value:	1Ch	Size:	8 bits	
Bit	Access	Symbol			Description
[7]	R/W	TPDB	Default=1. W CPH1, CPH2		to this bit, power down output pads exe
[6]	R/W	PDCLB	1=Power dow	n line memor	y of video decoder
			0=normal ope	eration	· ·
[5]	R/W	RESERVED			
[4]	R/W	PDC_B	Power Down active.	Comb Video I	Decoder. For internal software test. Lo
[3]	R/W	CPH3_OEN	CPH3 Output	enabled. Low	<i>i</i> active
[2]	R/W	CPH2_OEN	CPH2 Output	enabled. Low	<i>i</i> active
[1]	R/W	CPH1_OEN	CPH1 Output		
[0]	R/W	PWDNTC	Power Down	DC Interface.	Low active.
9 Out	-	Configuration	Access:	Read/Write	e
Addre: Defau	ss Offset: It Value:	00h	Size:	8 bits	Description
Addre: Defau Bit	t Value: Access	00h Symbol	Size:		Description
Addre: Defau	t Value:	00h	Size:	Sel	Mode
Addre: Defau Bit	t Value: Access	00h Symbol	Size: RowSTV 2b00	_Sel ) Pi	Mode n STV2 = ColDrvRst,STV1=STV
Addre: Defau Bit	t Value: Access	00h Symbol	Size: RowSTV 2b00 2b01	Sel D Pin Pin	Mode n STV2 = ColDrvRst,STV1=STV n STV2 = ColDrvRst,STV1=STV
Addre: Defau Bit	t Value: Access	00h Symbol	Size: RowSTV 2b01 2b01 2b10	_Sel ) Piu Piu	Mode n STV2 = ColDrvRst,STV1=STV n STV2 = ColDrvRst,STV1=STV Output STV1,STV2 Tri-stated
Addre: Defau Bit [7:6]	t Value: Access R/W	00h Symbol RowSTV_Sel	Size: RowSTV 2b00 2b01 2b10 2b10 2b10	_Sel Pin	Mode n STV2 = ColDrvRst,STV1=STV n STV2 = ColDrvRst,STV1=STV Output STV1,STV2 Tri-stated Output STV2,STV1 Tri-stated
Addre: Defau Bit	t Value: Access	00h Symbol	Size: RowSTV 2b00 2b01 2b10 2b11 2b11 ColSTH	_Sel Pin Sel	Mode n STV2 = ColDrvRst,STV1=STV n STV2 = ColDrvRst,STV1=STV Output STV1,STV2 Tri-stated Output STV2,STV1 Tri-stated Mode
Addre: Defau Bit [7:6]	t Value: Access R/W	00h Symbol RowSTV_Sel	Size: RowSTV 2b00 2b01 2b10 2b11 ColSTH 2'b0	_Sel ) Piu ) Piu )  Sel 0	Mode         n STV2 = ColDrvRst,STV1=STV         n STV2 = ColDrvRst,STV1=STV         Output STV1,STV2 Tri-stated         Output STV2,STV1 Tri-stated         Mode         Pin STH2=INVO, Pin STH1=STH
Addre: Defau Bit [7:6]	t Value: Access R/W	00h Symbol RowSTV_Sel	Size: RowSTV 2b00 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b00 2b0	_Sel	Mode         n STV2 = ColDrvRst,STV1=STV         n STV2 = ColDrvRst,STV1=STV         Output STV1,STV2 Tri-stated         Output STV2,STV1 Tri-stated         Mode         Pin STH2=INVO, Pin STH1=STH         Pin STH2=INVO, Pin STH1=STH
Addre: Defau Bit [7:6]	t Value: Access R/W	00h Symbol RowSTV_Sel	Size: RowSTV 2b00 2b01 2b10 2b10 2b11 ColSTH 2'b0 2'b0 2'b1	_Sel Pin Sel 0 1	Mode         n STV2 = ColDrvRst,STV1=STV         n STV2 = ColDrvRst,STV1=STV         Output STV1,STV2 Tri-stated         Output STV2,STV1 Tri-stated         Mode         Pin STH2=INVO, Pin STH1=STH         Pin STH2=INVO, Pin STH1=STH         Output STH1,STH2 Tri-stated
Addre: Defau Bit [7:6]	t Value: Access R/W	00h Symbol RowSTV_Sel ColSTH_Sel	Size: RowSTV 2b00 2b01 2b11 2b11 ColSTH 2'b00 2'b10 2'b10 2'b11 2'b11 2'b11	_Sel Pin    	Mode         n STV2 = ColDrvRst,STV1=STV         n STV2 = ColDrvRst,STV1=STV         Output STV1,STV2 Tri-stated         Output STV2,STV1 Tri-stated         Mode         Pin STH2=INVO, Pin STH1=STH         Pin STH2=INVO, Pin STH1=STH
Addre: Defau [7:6] [5:4]	t Value: Access R/W R/W	00h Symbol RowSTV_Sel ColSTH_Sel UD_SEL	Size: RowSTV 2b00 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b10 2b1	_Sel Pin     	Mode         n STV2 = ColDrvRst,STV1=STV         n STV2 = ColDrvRst,STV1=STV         Output STV1,STV2 Tri-stated         Output STV2,STV1 Tri-stated         Mode         Pin STH2=INVO, Pin STH1=STH         Pin STH2=INVO, Pin STH1=STH         Output STH1,STH2 Tri-stated
Addre: Defau [7:6] [5:4]	R/W R/W	00h Symbol RowSTV_Sel ColSTH_Sel	Size: RowSTV 2b00 2b01 2b10 2b11 ColSTH 2'b00 2'b00 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b1	_Sel D Pin D Sel 0 1 1 vn control eft control	Mode         n STV2 = ColDrvRst,STV1=STV         n STV2 = ColDrvRst,STV1=STV         Output STV1,STV2 Tri-stated         Output STV2,STV1 Tri-stated         Mode         Pin STH2=INVO, Pin STH1=STH         Pin STH2=INVO, Pin STH1=STH         Output STH1,STH2 Tri-stated         Output STH2,STH1 Tri-stated
Addre: Defau [7:6] [5:4]	t Value: Access R/W R/W	00h Symbol RowSTV_Sel ColSTH_Sel UD_SEL	Size: RowSTV 2b00 2b01 2b10 2b11 ColSTH 2'b00 2'b00 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b10 2'b1	_Sel D Pin D Sel 0 1 1 vn control eft control	Mode         n STV2 = ColDrvRst,STV1=STV         n STV2 = ColDrvRst,STV1=STV         Output STV1,STV2 Tri-stated         Output STV2,STV1 Tri-stated         Mode         Pin STH2=INVO, Pin STH1=STH         Pin STH2=INVO, Pin STH1=STH         Output STH1,STH2 Tri-stated

Pin VSO and HSO have two functions under TCON mode, 1: Output VSO and HSO. 0: Output TCON signals

[0]

R/W

PTsync_sel

# 3.6.40 Shadow Control

Address Offset:	E2h
Default Value:	00h

	ss Offset: It Value:	E2h 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol		De	escription
[7:5]	R/W	Reserved			
[4]	R/W	Shadow_enable			
[3:1]	R/W	Reserved			
[0]	R/W	Shadow_update_set			

### 3.6.41 DAC Power Management

	ss Offset: It Value:	E3h 70h	Access: Read/Write Size: 8 bits		
Bit	Access	Symbol	Description		
[7]	R/W	PDBIAS	1:Power down whole analog block 0:Power on individual analog block.		
[6]	R/W	PDINV	1:Power down backlight inverter 0:Power on backlight inverter		
[5]	R/W	PDLED	1:Power down LED power 0:Power on LED power		
[4]	R/W	PDDC	1: Power Down DC-DC 0: Power On DC-DC		
[3]	R/W	SL	1:Power Down DAC RGB 0:Power on DAC RGB		
[2]	R/W	SLR	1:Power Down DAC R 0:Power on DAC R		
[1]	R/W	SLG	1:Power Down DAC G 0:Power on DAC G		
[0]	R/W	SLB	1:Power Down DAC B 0:Power on DAC B		

# 3.6.42 DAC Amplitude Control

	ss Offset: It Value:	E4h 0Fh	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol	Description	
[7:5]	R/W	RESERVED		
[4:0]	R/W	DACAMP	Fine-tune IOR/IOG/IOB amplitude	

### 3.6.43 VCOM Amplitude Control

Address Offset: E5h Default Value: 00h

Read/Write Access: 8 bits Size:

Bit	Access	Symbol	Description	
[7]	R/W	PDVCOM	1:Power down VCOM	
			0:Enable VCOM	
[6]	R/W	VASEL	VCOMAMP Amplitude	
			0=0.5Vpp-1.0Vpp	
			1=0.75Vpp-1.5Vpp	
[5]	R/W	RESERVED		
[4:0]	R/W	VCOMA	32-step VCOM amplitude control	
			0.5vpp ~1.0vpp	

# 3.6.44 VCOM DC Control

	ss Offset: It Value:	E6h 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol	Description		
[7:5]	R/W	RESERVED			
[4:0]	R/W	VCOMDC	32-step VCOM DC control		
			0.0v ~2.0v		

# 3.6.45 OSC Clock Buffering Control

	ss Offset: It Value:	E7h 00h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol	Description		
[7]	R/W	XCLTO_OEN	This bit can enable/disable pin XCLK2MC 0: Enable output 1: Disable output		
[6:0]	R/W	RESERVED			

# 3.6.46 PWM General Control Register

40 PV	6 PWM General Control Register						
	ess Offset: ult Value:	E8h 07h	Access: Read/Write Size: 8 bits				
Bit	Access	Symbol	Description				
[7]	R/W	RESERVED					
[6]	R/W	PWM1_ADP	1:Adjustable duty and period. High time is determined by VPWM1_HIGH[7:4]. Low gime is VPWM1_HIGH[3:0]				
			0:fixed period				
[5]	R/W	PWM1 in SyncHS	1:sync with output hsync				
			0:free rum				
[4]	R/W	VPWME1	Enable Volume PWM				
[3]	R/W	PWM1_STNHL	0=Keep low when PWM1 is disabled				
			0=Keep high when PWM1 is disabled				
[2:0]	R/W	VPWM_FREQ_SEL	This register allow base clock has 7 types of clock freqs divided from XCLK .				
			000 = XCLK/2^3				
			001 = XCLK/2^5				
			010 = XCLK/2^7				
			011 =XCLK/2^9				
			100 =XCLK/2^11				
			101= XCLK/2^13				
			110=XCLK/2^15				
			111=XCLK/2^17				

# 3.6.47 PWM Active High Time Counter Register

	ss Offset: It Value:	E9h 80h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol	Description	
[7:0]	R/W	VPWM_HIGH	This register can allow PWM1 high time counted by base clock The base clock can be divided from XCLK , see 0xE8[2:0]	

	ss Offset: It Value:	EAh 07h	Access: Read/Write Size: 8 bits		
Bit	Access	Symbol	Description		
[7]	R/W	PWMTCON	1: Pin UD == INV_STV, Pin RL ==INV_STH, Pin PWM2==INV_GCLK 0:Pin PWM2 ==PWM2		
[6]	R/W	PWM_ADP	1:Adjustable duty and period. High time is determined by VPWM2_HIGH[7:4]. Low time is VPWM2_HIGH[3:0] 0:fixed period		
[5]	R/W	PWM2inSyncVS	1:sync with output vsync 0:Free run		
[4]	R/W	VPWME2	Enable PWM2		
[3]	R/W	RESERVED			
[2:0]	R/W	VPWM_FREQ_SEL2	This register allows base clock has 7 types of clock frequencies         divided from XCLK.         000 = XCLK/2^0         001 = XCLK/2^1         010 = XCLK/2^2         011 = XCLK/2^3         100 = XCLK/2^4         101= XCLK/2^5         110=XCLK/2^6         111=XCLK/2^7		

### 3.6.48 PWM2 General Control Register

# 3.6.49 PWM2 Active High Time Counter Register

	ss Offset: t Value:	EBh 80h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol	Description	
[7:0]	R/W	VPWM2_HIGH	This register can allow volume PWM2 high time counted by base clock	
			The base clock can be divided from XCLK , see 0xEA[2:0]	

# 3.6.50 DAC Offset Control

Address Offset:	EDh
Default Value:	00h

Access: Read/Write Size: 8 bits

Bi	Access	Symbol	Description
[7:5	R/W	RESERVED	
[4:0	R/W	DACOS	DAC offset control
			0=0*Rout
			16=2.1mA*Rout
			31=4.2mA*Rout

# 3.6.51 Regulator Control

	ss Offset: It Value:	EEh 3Ch	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:6]	R/W	RESERVED		

[5:4]	R/W	ILL	Max allowable current 0=2A 1=3A 2=4A
10.01	D 444		3=5A
[3:2]	R/W	IL	Max allowable current 0=2A
			1=3A
			2=4A
			3=5A
[1]	R/W	ILEN	Enable Current limit
[0]	R/W	PWMSHARE	0=Independent ramp for DC-DC/LED
			1=Sharing ramp for DC-DC/LED

# 3.6.52 Serial Bus Slave Device Address Register

	ss Offset: It Value:	F0h 40h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:4]	R/W	SDADDR		
[3:0]	R/W	Reserved		

# 3.6.53 2-wire Serial Bus Select Register

Address Offset:	F1h	Access:	Read/Write
Default Value:	00h	Size:	8 bits

Bit	Access	Symbol		De	scription
[7:4]	R/W	RESERVED			
[3]	R/w	RESERVED			
[2]	R/W	I2CATINCADR	Enable 2-wire Access mode.		tic address increment in multiple R/W
			Mode	INC	
			1'b0	Stop INC	
			1'b1	Auto INC	
[1:0]	R/W	RESERVED			

# 3.6.54 Vendor ID 1 Register

	ss Offset: t Value:	F3h 54h		Access: Size:	Read Only 8 bits
Bit	Access	S	/mbol		Description
[7:0]	R	V		Reading this Hex value is {	register obtains ASCII code "T". 54h

3.6.55	Vendor	ID 2	Register

	ress Offset: ault Value:	<b>U</b>	Access: Size:	Read Only 8 bits
Bit	Access	Symbol		Description
[7:0	)] R	VID_H	Reading this register obtains ASCII code "W".	

3.0.3	6 Dev	vice ID R	egister			
		ss Offset: t Value:	F5h D2h	Access: Size:	Read Only 8 bits	
	Delaul	t value.		5126.	0 0115	
	Bit	Access	Symbol		Description	
	[7:0]	R	DID	This field put	ts a part number in Hex "D2".	
3.6.5	7 Rev	vision ID	Register			
	Addres	ss Offset:	F6h	Access:	Read Only	
	Defaul	t Value:	A2h	Size:	8 bits	
	Bit	Access	Symbol		Description	
	[7:0]	<b>D</b>				
		R	RID	I his field puts	s a revision number in Hex "A2".	
				I his field put	s a revision number in Hex "A2".	
3.6.5			ion Register	I his field put	s a revision number in Hex "A2".	
	58 Pag			Access:	s a revision number in Hex "A2". Read/Write	
	<b>8 Pag</b> Addres	je Select	ion Register			
	<b>8 Pag</b> Addres	<b>je Select</b> ss Offset:	<b>ion Register</b> FFh	Access:	Read/Write	
	58 Pag Addres Defaul	<b>je Select</b> ss Offset: t Value:	<b>ion Register</b> FFh 00h	Access:	Read/Write 8 bits	

# Serial Bus Register Set Page 1

# 3.7 TCON Register Set

# 3.7.1 Timing Controller (TCON) Control Register

	ss Offset: It Value:	20h 00h	Access: Read/Write Size: 8 bits	
Bit	Access	Symbol		Description
[7]	R/W	GSINT	Enable interlaced scanning	
			Mode	Туре
			0	Prodressive
			1	Interlacing
[6]	R/W	DDR_GDRV	Enable DDR gate driver	
			Mode	Туре
			0	1 line /GCLK
			1	2 lines/GCLK
[5]	R/W	GTOE	Enable gate driver output	
			Mode	Туре
			0	Shutdown output
			1	Enable output
[4]	R/W	DBS_Cedge	Clocking edge of STV	
			When DBS_STV15 is enabled, DBS_Cedge can control STV alignment with falling edge or rising edge of GCLK	
			Mode	Туре
			0	Falling edge of GCLK
			1	Rising edge of GCLK
[3]	R/W	DBS_STV15	STV 1.5-line wide	
			Mode	Туре
			0	1 line wide
			1	1.5 line wide
[2]	R/W	DBSCAN	Gate driver Scanning control	
			Mode	Туре
			0	1 GCLK/line
			1	2 GCLKs/line
[1]	R/W	Q1HPL	Q1H polarity	
			Mode	Туре
			0	Negative
			1	Positive
[0]	R/W	PNINV	Enable line-inverted function.	

	ss Offset: It Value:	21h 7Fh	Access: Size:	Read/Write 8 bits		
Bit	Access	Symbol		Description		
[7]	R/W	DRVRSTPL		r Reset Polarity [7:6] is not 3, Pin STV2 becomes the reset of sourc	се	
[6]	R/W	GTOEPL	This bit can c	ontrol GOE polarity		
			Mod	е Туре		
			0	Low-active		
			1	Highactive		
[5]	R/W	STVPL	Row Driver st	tart pulse polarity		
			Mod	е Туре		
			0	Negative		
			1	Positive		
[4]	R/W	CLKVPL	CLKV Polarity	y		
			Mod	е Туре		
			0	Negative		
			1	Positive		
[3]	R/W	RESERVED				
[2]	R/W	POLPL	Source Driver	r POL inversion polarity		
			Mod	е Туре		
			0	Negative		
			1	Positive		
[1]	R/W	LPPL	Source Driver	r Latch Pulse polarity		
			Mod	е Туре		
			0	Negative		
			1	Positive		
[0]	R/W	STHPL	Source Driver	r Start Pulse polarity		
			Mod			
			0	Negative		
			1	Positive		

# 3.7.2 Timing Protocol & Polarity Control Register

### 3.7.3 Source Driver Latch Pulse Placement LSB Register

	ss Offset: t Value:	22h 03h	Access: Read/Write Size: 8 bits
Bit	Access	Symbol	Description
[7:0]	R/W	CDLPPLM[7:0]	This register allows LP to place in between 2 DE pulses counted by LLCK dot clock The reference point is the rising edge of DE.

### 3.7.4 Source Driver Latch Pulse Placement MSB Register

Address Offset:	23h
Default Value:	00h

Read/Write Access: Size: 8 bits

Bit	Access	Symbol	Description
[7:4]	R/W	RESERVED	
[3:0]	R/W		This register allows LP to place in between 2 DE pulses counted by LLCK dot clock The reference point is the rising edge of DE.

	ss Offset: t Value:	24h 21h	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol			Description
[7:0]	R/W	CDLPDU[7:0]	-	allows LP durati LCK dot clock.	on programmable.
POI	Placen	nent LSB Registe	r		
	ss Offset:	25h	Access:	Read/Write	
	t Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:4]	R/W	RESERVED			
[3:0]	R/W	POLPLM[7:0]	The reference	e point is the lea	ding edge of DE.
[0.0]				<u>o point io ino iou</u>	
POI	L Placen	nent MSB Registe	er		
	ss Offset:	26h	Access:	Read/Write	
	t Value:	00h	Size:	8 bits	
Bit	Access	Symbol			Description
[7:4]	R/W	RESERVED			
[3:0]	R/W	POLPLM[11:8]	The referenc	e point is the lea	ding edge of DE.
	ss Offset: t Value:	27h 00h	Access: Size:	Read/Write 8 bits	
				8 bits	Description
Defaul	t Value:	00h	Size:	8 bits	Description ding edge of DE
Defaul Bit [7:0]	t Value: Access R/W	00h Symbol CLKVPLM[7:0]	Size:	8 bits	•
Defaul Bit [7:0]	t Value: Access R/W <b>(V Place</b>	00h Symbol CLKVPLM[7:0] ment MSB Regis	Size: The referenc	8 bits e point is the lea	•
Defaul Bit [7:0] CLP Addres	t Value: Access R/W <b>KV Place</b> ss Offset:	00h Symbol CLKVPLM[7:0] ement MSB Regise 28h	Size: The referenc ter Access:	8 bits e point is the lea Read/Write	•
Defaul Bit [7:0] CLH Addres Defaul	t Value: Access R/W <b>KV Place</b> ss Offset: t Value:	00h Symbol CLKVPLM[7:0] ement MSB Regis 28h 00h	Size: The referenc	8 bits e point is the lea Read/Write 8 bits	ding edge of DE
Defaul Bit [7:0] CLP Addres Defaul Bit	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: Access	00h Symbol CLKVPLM[7:0] ment MSB Regis 28h 00h Symbol	Size: The referenc ter Access:	8 bits e point is the lea Read/Write 8 bits	•
Defaul Bit [7:0] CLH Addres Defaul Bit [7:4]	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: Access R/W	00h Symbol CLKVPLM[7:0] ment MSB Regis 28h 00h Symbol RESERVED	Size: The reference ter Access: Size:	8 bits e point is the lea Read/Write 8 bits	ding edge of DE
Defaul Bit [7:0] CLP Addres Defaul Bit	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: Access	00h Symbol CLKVPLM[7:0] ment MSB Regis 28h 00h Symbol	Size: The reference ter Access: Size:	8 bits e point is the lea Read/Write 8 bits	ding edge of DE
Defaul Bit [7:0] CLP Addres Defaul Bit [7:4] [3:0]	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: Access R/W R/W	00h Symbol CLKVPLM[7:0] ment MSB Regis 28h 00h Symbol RESERVED CLKVPLM[11:8]	Size: The reference ter Access: Size: The reference	8 bits e point is the lea Read/Write 8 bits	ding edge of DE
Defaul Bit [7:0] CLH Addres Defaul Bit [7:4] [3:0] 0 CLH	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: Access R/W R/W R/W <b>(V Durat</b>	00h Symbol CLKVPLM[7:0] ment MSB Regis 28h 00h Symbol RESERVED CLKVPLM[11:8] ion LSB Register	Size: The reference ter Access: Size: The reference	8 bits e point is the lea Read/Write 8 bits e point is the lea	ding edge of DE
Defaul Bit [7:0] CLH Address Defaul Bit [7:4] [3:0] O CLH Address	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: Access R/W R/W	00h Symbol CLKVPLM[7:0] ment MSB Regis 28h 00h Symbol RESERVED CLKVPLM[11:8]	Size: The reference ter Access: Size: The reference	8 bits e point is the lea Read/Write 8 bits	ding edge of DE
Defaul Bit [7:0] CLH Addres Defaul Bit [7:4] [3:0] 0 CLH Addres Defaul	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: Access R/W R/W <b>(V Durat</b> ss Offset: t Value:	00h Symbol CLKVPLM[7:0] ment MSB Regis 28h 00h Symbol RESERVED CLKVPLM[11:8] CLKVPLM[11:8] CLKVPLM[11:8]	Size: The reference ter Access: Size: The reference Access:	8 bits e point is the lea Read/Write 8 bits e point is the lea Read/Write 8 bits	ding edge of DE Description ding edge of DE
Defaul Bit [7:0] CLH Addres Defaul Bit [7:4] [3:0] O CLH Addres Defaul Bit	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: Access R/W R/W <b>(V Durat</b> ss Offset: t Value: Access	00h Symbol CLKVPLM[7:0] ment MSB Regist 28h 00h Symbol RESERVED CLKVPLM[11:8] CLKVPLM[11:8] CLKVPLM[11:8] CLKVPLM[11:8] CLKVPLM[11:8]	Size: The reference ter Access: Size: The reference Access: Size:	8 bits e point is the lea Read/Write 8 bits e point is the lea Read/Write 8 bits	ding edge of DE Description ding edge of DE Description
Defaul Bit [7:0] CLH Addres Defaul Bit [7:4] [3:0] 0 CLH Addres Defaul	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: Access R/W R/W <b>(V Durat</b> ss Offset: t Value:	00h Symbol CLKVPLM[7:0] ment MSB Regis 28h 00h Symbol RESERVED CLKVPLM[11:8] CLKVPLM[11:8] CLKVPLM[11:8]	Size: The reference ter Access: Size: The reference Access: Size:	8 bits e point is the lea Read/Write 8 bits e point is the lea Read/Write 8 bits	ding edge of DE Description ding edge of DE Description
Defaul Bit [7:0] CLL Addres Defaul Bit [3:0] O CLL Addres Defaul Bit [7:0]	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: Access R/W R/W <b>(V Durat</b> ss Offset: t Value: Access R/W	00h Symbol CLKVPLM[7:0] ment MSB Regist 28h 00h Symbol RESERVED CLKVPLM[11:8] CLKVPLM[11:8] CLKVPLM[11:8] CLKVPLM[11:8] CLKVPLM[11:8]	Size: The reference ter Access: Size: The reference Access: Size: The reference	8 bits e point is the lea Read/Write 8 bits e point is the lea Read/Write 8 bits	ding edge of DE Description ding edge of DE Description
Defaul Bit [7:0] CLH Addres Defaul Bit [7:4] [3:0] O CLH Addres Defaul Bit [7:0] 1 CLH	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: Access R/W R/W <b>(V Durat</b> Access R/W <b>(V Durat</b> Access R/W	00h Symbol CLKVPLM[7:0] ment MSB Regist 28h 00h Symbol RESERVED CLKVPLM[11:8] CLKVPLM[11:8] Symbol CLKVDU[7:0]	Size: The reference ter Access: Size: The reference Access: Size: The reference	8 bits e point is the lea Read/Write 8 bits e point is the lea Read/Write 8 bits e point is leading	ding edge of DE Description ding edge of DE Description
Defaul Bit [7:0] CLH Address Defaul Bit [7:4] [3:0] 0 CLH Address Defaul 0 CLH Address Defaul 1 (7:4) 1 (7:6) 1	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: Access R/W R/W <b>(V Durat</b> ss Offset: t Value: Access R/W	00h Symbol CLKVPLM[7:0] ment MSB Regis 28h 00h Symbol RESERVED CLKVPLM[11:8] CLKVPLM[11:8] Symbol CLKVDU[7:0]	Size: The reference ter Access: Size: The reference Access: Size: The reference Access: Access: The reference Access: Access: The reference Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: A	8 bits e point is the lea Read/Write 8 bits e point is the lea Read/Write 8 bits	ding edge of DE Description ding edge of DE Description
Defaul Bit [7:0] CLH Addres Defaul Bit [7:4] [3:0] O CLH Addres Defaul Bit [7:0] 1 CLH Addres Defaul	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: <b>Access</b> R/W R/W <b>(V Durat</b> <b>Ss Offset:</b> t Value: <b>Access</b> R/W <b>(V Durat</b> <b>Ss Offset:</b> t Value: <b>Access</b> R/W	00h Symbol CLKVPLM[7:0] ment MSB Regis 28h 00h Symbol RESERVED CLKVPLM[11:8] CLKVPLM[11:8] Symbol CLKVDU[7:0] CLKVDU[7:0]	Size: The reference ter Access: Size: The reference Access: Size: The reference Access: Size: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access:	8 bits e point is the lea Read/Write 8 bits e point is the lea Read/Write 8 bits e point is leading Read/Write 8 bits	ding edge of DE  Description  ding edge of DE  Description g edge of DE
Defaul Bit [7:0] CLH Address Defaul Bit [7:4] [3:0] 0 CLH Address Defaul 0 CLH Address Defaul 1 (7:4) 1 (7:6) 1	t Value: Access R/W <b>(V Place</b> ss Offset: t Value: <b>Access</b> R/W <b>K/W</b> <b>(V Durat</b> <b>Ss Offset:</b> t Value: <b>Access</b> R/W <b>(V Durat</b> <b>Ss Offset:</b> <b>(V Durat</b> <b>Ss Offset:</b>	00h Symbol CLKVPLM[7:0] ment MSB Regist 28h 00h Symbol RESERVED CLKVPLM[11:8] CLKVPLM[11:8] Symbol CLKVDU[7:0] CLKVDU[7:0]	Size: The reference ter Access: Size: The reference Access: Size: The reference Access: Size: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access: Access:	8 bits e point is the lea Read/Write 8 bits e point is the lea Read/Write 8 bits e point is leading Read/Write 8 bits	ding edge of DE Description ding edge of DE Description

### 3.7.12 STH Position Placement Register

Address Offset: Default Value:		2Bh 01h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7]	R/W	RESERVED		
[6:4]	R/W	STHWTH	The width of 000=1 CLKH 001=2 CLKH  111= 8 CLKH	wide s wide
[3]	R/W	RESERVED		
[2:0]	R/W	STHPLM[2:0]	This register 011= 3 CLKH 010= 2 CLKH  111= -3 CLK	ls

### 3.7.13 Gate Driver Predriving

Address Offset:	2
Default Value:	0

2Dh 5h

Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description
[7:0]	R/W	GDPreDu	

### 3.7.14 Second CLKV Placement LSB Register

Address Offset: 2Eh Default Value:

68h

Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description
[7:0]	R/W	DBCLKVPLM[7:0]	The reference point is the leading edge of DE

### 3.7.15 Second CLKV Placement MSB Register

2Fh

01h

Address Offset:	
Default Value:	

Access:

Read/Write

|--|

Bit	Access	Symbol	Description
[7:0]	R/W	RESERVED	
[3:0]	R/W	DBCLKVPLM[11:8]	The reference point is the leading edge of DE

### 3.7.16 Gate Driver Configuration Register

Address Offset: 30h Default Value:

00h

Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description
[7:1]	R/W	RESERVED	
[0]	R/W		1: allow STV offset
			0: STV appears at 1 st DE

[7:0]

R/W

STVOFF[7:0]

Address Offset:       32h       Access:       Read/Write         Default Value:       00h       Size:       8 bits         Bit       Access       Symbol       Description         [7:4]       R/W       RESERVED	[7:0] 8 Gat Addres Defaul Bit [7:4]
Image: Triple in the symbol       GOEPL[7:0]         18 Gate Driver OE Pulse Position Placement MSB Register         Address Offset:       32h         Address Offset:       32h         Bit       Access         Read/Write       00h         Size:       8 bits         Bit       Access         Symbol       Description         [7:4]       R/W         RESERVED       [3:0]         [3:0]       R/W         GOEPL[11:8]       GOEPL[11:8]         In Gate Driver OE Pulse Duration LSB Register         Address Offset:       33h         Access:       Read/Write         Default Value:       0Fh         Size:       8 bits         Bit       Access       Symbol         Default Value:       0Fh       Size:         Bit       Access       Symbol         Description       [7:0]       R/W         GOEDU[7:0]       Description         20 Gate Driver OE Pulse Duration MSB Register         Address Offset:       34h       Access:         Address Offset:       34h       Access:       Read/Write         Default Value:       00h       Size:	Addres Defaul
Default Value:00hSize:8 bitsBitAccessSymbolDescription[7:4]R/WRESERVED[3:0]R/WGOEPL[11:8]C.19 Gate Driver OE Pulse Duration LSB RegisterAddress Offset:33hAccess:Read/WriteDefault Value:0FhSize:8 bitsBitAccessSymbol[7:0]R/WGOEDU[7:0]CO Gate Driver OE Pulse Duration MSB RegisterAddress Offset:34hAccess:Read/WriteDefault Value:00hSize:8 bitsBitAccessAddress Offset:34hAccess:Read/WriteDefault Value:00hSize:8 bitsBitAccessSymbolDescription[7:4]R/WRESERVED	Addres Defaul Bit [7:4]
Address Offset:       32h       Access:       Read/Write         Default Value:       00h       Size:       8 bits         Bit       Access       Symbol       Description         [7:4]       R/W       RESERVED	Addres Defaul Bit [7:4]
Image: Triangle for the second stress of	[7:4]
Image: State stat	
Address Offset:       33h       Access:       Read/Write         Default Value:       0Fh       Size:       8 bits         Bit       Access       Symbol       Description         [7:0]       R/W       GOEDU[7:0]       Description         7.20 Gate Driver OE Pulse Duration MSB Register         Address Offset:       34h       Access:         Read/Write       Size:       8 bits         Default Value:       00h       Size:       Read/Write         Bit       Access       Symbol       Description         Address Offset:       34h       Access:       Read/Write         Default Value:       00h       Size:       8 bits         Bit       Access       Symbol       Description         [7:4]       R/W       RESERVED       Understand	[3:0]
Default Value:       0Fh       Size:       8 bits         Bit       Access       Symbol       Description         [7:0]       R/W       GOEDU[7:0]           7.20 Gate Driver OE Pulse Duration MSB Register       Address Offset:       34h       Access:       Read/Write         Default Value:       00h       Size:       8 bits         Bit       Access       Symbol       Description         [7:4]       R/W       RESERVED	
[7:0]       R/W       GOEDU[7:0] <b>.20 Gate Driver OE Pulse Duration MSB Register</b> Address Offset:       34h       Access:       Read/Write         Default Value:       00h       Size:       8 bits         Bit       Access       Symbol       Description         [7:4]       R/W       RESERVED       Description	Addres Defaul
Address Offset:       34h       Access:       Read/Write         Default Value:       00h       Size:       8 bits         Bit       Access       Symbol       Description         [7:4]       R/W       RESERVED       Image: Construction of the second seco	
Address Offset:       34h       Access:       Read/Write         Default Value:       00h       Size:       8 bits         Bit       Access       Symbol       Description         [7:4]       R/W       RESERVED	[7:0]
Bit         Access         Symbol         Description           [7:4]         R/W         RESERVED         Image: Control of the symbol o	Addres
[7:4] R/W RESERVED	
.21 STV Offset Register         Address Offset: 35h       Access: Read/Write         Default Value: 00h       Size: 8 bits	
Bit Access Symbol Description	Addres

# Serial Bus Register Set Page 2

## 3.8 Y/C Separation and Chroma Decoder Register Set

## 3.8.1 Video Source Selection of Comb Filter

	ss Offset: It Value:	00h 00h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:6]	R/W	RESERVED		
[5]	R/W	HPIX	Pixels per sc 0: 858 pixels 1: 864 pixels	6
[4]	R/W	VSLine_625	The number 0 = 525 1 = 625	of scan lines per frame.
[3:1]	R/W	STD_MD	These bits se 000 = NTSC 001 = PAL (I, 010 = PAL (N 011 = PAL (C 100 = SECAI	I,B,G,H,D,N) M) CN)
[0]	R/W	YC_SEL	This selects i 0 = CVBS co 1 = S-Video	input video format. omposite

## 3.8.2 Bandwidth Control

Address Offset: Default Value:	01h 09h	Access: Size:	Read/Write 8 bits	

Bit	Access	Symbol	Description
[7]	R/W	CMPV_INV	Specify analog input multiplexing mode during component video mode.
			0 = non-inverted
			1 = inverted
[6]	R/W	CMPV_SEL	0= S-video or CVBS
			1 =YPbPr compoent video input, when this bit is on, P2_C1[0] is recommend to turn on as well.
[5:4]	R/W	LUMA_NOTCH_BW	luma notch filter bandwidth
			00 = none
			01 = narrow
			10 = medium
			11 = wide
[3:2]	R/W	CHROMA_LP_BW	Chroma low pass filter bandwidth
			0 = narrow
			1 = wide
			2 = extra wide
			3 = extra wide

Bit	Access	Symbol	Description
[1]	R/W	CHROMA_BST5OR10	This bit selects the burst gate width
			0 = 5 subcarrier clock cycles
			1 = 10 subcarrier clock cycles
[0]	R/W		Blank-to-black pedestal enable. 0 = no pedestal subtraction 1 = pedestal subtraction

### 3.8.3 Y/C AGC Enable

	ss Offset: It Value:	02h 4Fh	Access: Read/Write Size: 8 bits
Bit	Access	Symbol	Description
[7]	R/W	GAIN_UPDATE	Gain updating mode. 0 = per line 1 = per field
[6]	R/W	MV_LAGC_MD	Set 1 to allow the gain reduced ( P2_04) by 25% when macro-vision encoded signal is detected 0 = Disable 1 = Enable
[5:4]	R/W	DC_CLAMP_MD	DC clamping position 00 = auto 01 = backporch only 10 = synctip only 11 = off
[3]	R/W	DGAIN_EN	Enable coarse digital AGC. 0 = Disable 1 = Enable
[2]	R/W	RESERVED	
[1]	R/W	C_AGC_EN	Enable adaptive chroma AGC 0 = Disable 1 = Enable
[0]	R/W	L_AGC_EN	Enable adaptive luma AGC 0 = Disable 1 = Enable

# 3.8.4 Comb Filtering Mode

Address Offset: 03h Default Value: 00h

Read/Write Access: Size: 8 bits

Bit	Access	Symbol	Description
[7:4]	R/W	RESERVED	
[3]	R/W		Notch filter at the luma path after the comb filter. 0 = Disabled 1 = Enabled
[2:0]	R/W	00002_002	000 = 2-D adaptive comb filter 010 = 5-tap adaptive comb filter (PAL mode only) 011 = must be used for S-Video 110 = 5-tap hybrid adaptive comb filter (PAL mode only) others = reserved.

## 3.8.5 Luma AGC Target Value

	ss Offset: It Value:	04h DDh	Access: Size:	Read/Write 8 bits	
Bit	Access	Symbol	Description		
[7:0]	R/W	AGC_LEVEL		rget value MacroVision signal is detected natically reduced by 25%.	P2_02[6] is set, then this
				Standard	Programming Value
				NTSC M	DDh (221d)
				NTSC J	CDh (205d)
			PAL	B,D,G,H,I, CN, SECAM	DCh (220d)
				PAL M,N	DDh (221d)
			NTS	SC M (MACROVISIOIN)	A6h (166d)
			PAL B,D	G,H,I, CN (MACROVISION)	AEh (174d)

#### 3.8.6 Noise Threshold

Address Offset: 05h Default Value: 32h Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description
[7:0]	R/W	Troice_Thole	This register sets the noise value for the circuit to consider a signal noisy. The detected noise value can be read back through register P2_7Fh. If the detected noise value is greater than Noise_Thold, then register P2_3C[3] is set.

#### 3.8.7 Y/C Output Control

Address Offset: 07h Default Value:

20h

Read/Write Access: 8 bits Size:

Bit	Access	Symbol	Description
[7:5]	R/W	RESERVED	
[6]	R/W	RESERVED	
[5:4]	R/W	BLUE_SCREEN	This bit controls the blue screen mode. 00 = Disabled 01 = Enabled 10 = Auto 11 = Reserved
[3:0]	R/W	YC_DELAY	The range is [-5,7]

#### 3.8.8 Luma Contrast

Address Offset:	08h	
Default Value:	80h	

ult Value: 80h Size: 8 bits	
ress Offset: 08h Access: Read/Write	

Bit	Access	Symbol	Description
[7:0]	R/W	0011111101	<i>Luma_out = Luma_in</i> * CONTRAST where CONTRAST is a 1.7-bit fixed point value.

### 3.8.9 Luma Brightness

	ss Offset: t Value:	09h 20h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:0]	R/W	BRIGHTNESS	Luma_out = I	Luma_in + BRIGHTNESS - 32

	ss Offset: It Value:	0Ah 80h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:0]	R/W	SATURATION		Chroma_in * SATURATION ATION is a 1.7-bit fixed point value
1 Ch	roma Hu	e Phase		
	ss Offset: It Value:	0Bh 00h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:0]	R/W	HUE		cos(HUE/256*360) + V_in * sin(HUE/256*360 cos(HUE/256*360) - U_in * sin(HUE/256*360
	roma AG			
	ss Offset: It Value:	0Ch 8Ah	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:0]	R/W	CHROMA_AGC	Chroma AGC	target.
3 Ch	roma Kil	ī		
	ss Offset: It Value:	0Dh 07h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:6]	R/W	Ckill_MD	0= uses auto 1= forces chro 2= forces chro	
[5]	R/W	VBI_Ckill	0: None	illed during VBI
[4]	R/W	HLock_Ckill		ed whenever horizontal locking is lost
[3:0]	R/W	LVL_Ckill	The chroma ki	ll level
4 AG	C Peak N	Iomial		
	ss Offset:	10h	Access:	Read/Write
	4 \ / = 1	0Ah	Size:	8 bits
	it value:			
	Access	Symbol		Description
Defau Bit [7]	Access R/W	RESERVED		
Defau Bit	Access	-	Luma peak w For internal de	
Defau Bit [7] [6:0] 5 AG	Access R/W R/W	RESERVED AGC_PEAK	For internal de	hite value etection, H/W takes 4*(Agc_peak+128)
Defau <b>Bit</b> [7] [6:0] <b>5 AG</b> Addres	Access R/W R/W	RESERVED AGC_PEAK		hite value
Defau <b>Bit</b> [7] [6:0] <b>5 AG</b> Addres	Access R/W R/W C Peak a ss Offset:	RESERVED AGC_PEAK and Gate Control	For internal de Access: Size:	hite value etection, H/W takes 4*(Agc_peak+128) Read/Write 8 bits Description
Defau Bit [7] [6:0] 5 AG Addres Defau	Access R/W R/W C Peak a ss Offset: It Value:	RESERVED AGC_PEAK and Gate Control 11h A9h	For internal de Access: Size: Coarse syncti vsync when V	hite value etection, H/W takes 4*(Agc_peak+128) Read/Write 8 bits

[5:4]	R/W	AGC_GT_KillMD	Synctip and backporch gates can be suppressed by 00 = off 01 = enabled, if synctip gate is killed, kill backporch gate 10 = enabled, if synctip gate is killed, kill backporch gate, except during vsync 11 = enabled, if synctip gate is killed, do not kill backporch gate
[3]	R/W	AGC_Peak_En	Enable AGC peak white detector
[2:0]	R/W	AGC_Peak_CST	Time constant for the AGC peak white detector

#### 3.8.16 Chroma DTO Incremental 0

Address Offset:	18h
Default Value:	21h

Read/Write Access: Size: 8 bits

Bit	Access	Symbol	Description
[7]	R/W	CHROMA_FREQ_FIX	Fixed chroma frequency. 0: disable 1: enable
[6]		RESERVED	
[5:0]	R/W	C_FREQ[29:24]	Bits 29:24 of the 30-bit-wide chroma frequency increment.

### 3.8.17 Chroma DTO Incremental 1

	ess Offset: Ilt Value:	19h F0h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:0]	R/W	C_FREQ[23:16]	Bits 23:16 of	the 30-bit-wide chroma frequency increment.

#### 3.8.18 Chroma DTO Incremental 2

		ss Offset: It Value:	1Ah 7Ch	Access: Read/Write Size: 8 bits	
	Bit	Access	Symbol	Description	
ĺ	[7:0]	R/W	C_FREQ[15:8]	Bits 15:8 of the 30-bit-wide chroma frequency increment.	

#### 3.8.19 Chroma DTO Incremental 3

	ss Offset: It Value:	1Bh 0Fh	Access: Read/Write Size: 8 bits	
Bit	Access	Symbol	Description	
[7:0]	R/W	C FREQ[7:0]	Bits 7:0 of the 30-bit-wide chroma frequency increment.	Bits 7:0 of the

#### 3.8.20 Chroma Burst Gate Start Time

	ss Offset: It Value:	2Ch 23h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:0]	R/W	BST_GT_STR	The start of th	e burst gate window

#### 3.8.21 Chroma Burst Gate End Time

	ss Offset: t Value:	2Dh 64h	Access: Size:	Read/Write 8 bits
Bit	Access	Symbol		Description
[7:0]	R/W	BST_GT_END	the end of the	ne burst gate window

	ss Offset:	2Eh		Access:	Read/Write	
Defaul	It Value:	82h		Size:	8 bits	
Bit	Access	Symbo				Description
[7:0]	R/W	H_STAF	RT	Active video h	norizontal start p	position
3 Act	ive Video	o Horizonta	l Width	1		
	ss Offset: It Value:	2Fh 50h		Access: Size:	Read/Write 8 bits	
Bit	Access	Symbo	ol			Description
[7:0]	R/W	H_WID	ТН		norizontal pixel of is added to this (0+80)	
4 Act	ive Vide	o Vertical S	tart			
Addres	ss Offset:	30h		Access:	Read/Write	
	It Value:	22h		Size:	8 bits	
Bit	Access	Symbo	ol			Description
[7:0]	R/W	V_STAF	रा		vertical line start of half lines from	position. the start of a field.
5 Act	ive Video	o Vertical H	eiaht			
	ss Offset:	31h		Access:	Read/Write	
	It Value:	61h		Size:	8 bits	
Bit	Access	Symbo	ol			Description
	R/W	V HEIG	НТ	Active video v	vertical line cour	nts.
[7:0]	10.00				is added to this 4+97) 481 half l	
		Constant				
6 Vsy	vnc Time	Constant		Default is (38	4+97) 481 half l	
6 Vsy		Constant 39h 0Ah				
6 Vsy	<b>vnc Time</b> ss Offset: lt Value:	39h		Default is (38- Access: Size:	4+97) 481 half I Read/Write 8 bits	Description
6 Vsy Addres Defaul	<b>vnc Time</b> ss Offset: lt Value:	39h 0Ah	DI	Default is (38- Access: Size: Set field polar 0 : 1 for	4+97) 481 half I Read/Write 8 bits ity during decoo odd fields, 0 fo	Description ding r even fields
6 Vsy Addre: Defaul Bit	<b>vnc Time</b> ss Offset: It Value: <b>Access</b>	39h 0Ah Symbo	<b>pl</b> DL	Default is (38- Access: Size: Set field polar 0 : 1 for 1 : 0 for	4+97) 481 half I Read/Write 8 bits ity during decod	Description ding r even fields r even fields
6 Vsy Addres Defaul Bit [7]	<b>vnc Time</b> ss Offset: It Value: Access R/W	39h 0Ah Symbo FLD_PC	<b>pi</b> DL	Access: Size: Set field polar 0 : 1 for 1 : 0 for Flips even/oc Delay detectio	Read/Write 8 bits ity during decoor odd fields, 0 fo odd fields, 1 fo dd fields during on of even fields	Description ding r even fields r even fields decoding s by 1 vertical line
6 Vsy Addres Defaul Bit [7]	<b>vnc Time</b> ss Offset: It Value: <b>Access</b> R/W R/W	39h 0Ah FLD_PC FLIP_FI	DI DL LD .DLY	Access: Size: Set field polar 0 : 1 for 1 : 0 for Flips even/oc Delay detectio Delay detectio	4+97) 481 half I Read/Write 8 bits ity during decord odd fields, 0 fo odd fields, 1 fo dd fields during on of even fields on of odd fields	Description ding r even fields r even fields decoding s by 1 vertical line by 1 vertical line
6 Vsy Addres Defaul [7] [6] [5]	<b>vnc Time</b> ss Offset: It Value: <b>Access</b> R/W R/W R/W	39h 0Ah FLD_PC FLIP_FI Even_Det	DL DLY DLY	Access: Size: Set field polar 0 : 1 for 1 : 0 for Flips even/oc Delay detectio Set 2 for nor	4+97) 481 half I Read/Write 8 bits ity during decord odd fields, 0 fo odd fields, 1 fo dd fields during on of even fields on of odd fields mal operation	Description ding r even fields r even fields decoding s by 1 vertical line by 1 vertical line
6 Vsy Addres Defaul [7] [6] [5] [4]	vnc Time ss Offset: It Value: R/W R/W R/W R/W	39h OAh FLD_PC FLIP_FI Even_Det Odd_Det	DLY CDLY DLY /ED CST	Default is (38 Access: Size: Set field polar 0 : 1 for 1 : 0 for Flips even/oc Delay detectio Delay detectio Set 2 for nor Vertical PLL	4+97) 481 half I Read/Write 8 bits ity during decord odd fields, 0 fo odd fields, 1 fo dd fields during on of even fields on of odd fields	Description ding r even fields r even fields decoding s by 1 vertical line by 1 vertical line
6 Vsy Addres Defaul [7] [6] [5] [4] [3:2]	vnc Time ss Offset: It Value: R/W R/W R/W R/W R/W	39h OAh FLD_PC FLIP_FI Even_Det Odd_DetI RESERV	DLY CDLY DLY /ED CST	Default is (38 Access: Size: Set field polar 0 : 1 for 1 : 0 for Flips even/oc Delay detectio Delay detectio Delay detectio Set 2 for nor Vertical PLL 0 = fast 1 = moderate 2 = slow	4+97) 481 half I Read/Write 8 bits ity during decod odd fields, 0 fo odd fields, 1 fo dd fields during on of even fields on of odd fields mal operation time constant	Description ding r even fields r even fields decoding s by 1 vertical line by 1 vertical line
6 Vsy Addres Defaul [7] [6] [5] [4] [3:2] [1:0]	vnc Time ss Offset: It Value: R/W R/W R/W R/W R/W R/W	39h 0Ah FLD_PC FLIP_FI Even_Det Odd_DetI RESERV VLoop_TC	DL DL DLY /ED CST	Default is (38- Access: Size: Set field polar 0 : 1 for 1 : 0 for Flips even/oc Delay detectio Delay detectio Delay detectio Set 2 for nor Vertical PLL 0 = fast 1 = moderate 2 = slow 3 = very slow	4+97) 481 half I Read/Write 8 bits ity during decod odd fields, 0 fo odd fields, 1 fo dd fields during on of even fields on of odd fields mal operation time constant	Description ding r even fields r even fields decoding s by 1 vertical line by 1 vertical line
6 Vsy Addres Defaul [7] [6] [5] [4] [3:2] [1:0] 7 Cor	nc Time ss Offset: It Value: Access R/W R/W R/W R/W R/W R/W R/W	39h OAh FLD_PC FLIP_FI Even_Det Odd_Deti RESERV VLoop_TC	DL DL DLY /ED CST	Default is (38 Access: Size: Size: Set field polar 0 : 1 for 1 : 0 for Flips even/oc Delay detectio Delay detectio Set 2 for nor Vertical PLL 0 = fast 1 = moderate 2 = slow 3 = very slow	4+97) 481 half I Read/Write 8 bits ity during decord odd fields, 0 fo odd fields, 1 fo dd fields during on of even fields on of odd fields mal operation time constant	Description ding r even fields r even fields decoding s by 1 vertical line by 1 vertical line
6 Vsy Addres Defaul [7] [6] [5] [4] [3:2] [1:0] 7 Cor Addres	vnc Time ss Offset: It Value: R/W R/W R/W R/W R/W R/W	39h 0Ah FLD_PC FLIP_FI Even_Det Odd_DetI RESERV VLoop_TC	DL DL DLY /ED CST	Default is (38- Access: Size: Set field polar 0 : 1 for 1 : 0 for Flips even/oc Delay detectio Delay detectio Delay detectio Set 2 for nor Vertical PLL 0 = fast 1 = moderate 2 = slow 3 = very slow	4+97) 481 half I Read/Write 8 bits ity during decod odd fields, 0 fo odd fields, 1 fo dd fields during on of even fields on of odd fields mal operation time constant	Description ding r even fields r even fields decoding s by 1 vertical line by 1 vertical line

[7:5]	R	MV_CLR_STP	Macrovision color stripes detected. MV_CLR_STP indicates the number of color stripe lines in each group
[4]	R	MV_VBI_DET	MacroVision VBI pseudo-sync pulses detection 1 = Detected 0 = Not Found
[3]	R	ChromaLock	Chroma PLL locked to color burst 1 = Locked 0 = Unlocked
[2]	R	Vlock	Vertical lock 1 = Locked 0 = Unlocked
[1]	R	Hlock	Horizontal line locked 1 = Locked 0 = Unlocked
[0]	R	No_signal	No signal detected 1 = No Signal 0 = Signal Detected

## 3.8.28 Comb Video Status Register 2

	ss Offset: It Value:	3Bh 00h	Access: Read only Size: 8 bits	
Bit	Access	Symbol	Description	
[7:3]		RESERVED		
[2]	R	CKillON	1:chroma is being killed 0:no chroma is being killed	
[1]	R	WeakChroma	1:indicates incoming signal contains weak color burst 0:no weak color burst amplitude is present	
[0]	R	Proscan_detected	Progressive Scan Video Detected	

#### 3.8.29 Comb Video Status Register 3

Address Offset:	3Ch
Default Value:	00h

Read only Access: Size: 8 bits

	Bit	Access	Symbol	Description
ĺ	[7]	R	VCRrew	VCR Rewind Detected
	[6]	R	VCRff	VCR Fast-Forward Detected
	[5]	R	VCRtrk	VCR Trick-Mode Detected
	[4]	R	VCRin	VCR Detected
	[3]	R	Noisy	Noisy Signal Detected. This bit is set when the detected noise value (status register P2_7Fh) is greater than the value programmed into register (P2_05h).
	[2]	R	Vline625_present	625 Scan Lines present
	[1]	R	SECAM_present	SECAM color mode present
	[0]	R	PAL_present	PAL color mode present

## 3.8.30 Soft Reset

-		ss Offset: t Value:	3Fh 00h	Access: Size:	Read/Write 8 bits
	Bit	Access	Symbol		Description
	[7:1]	R/W	RESERVED		
	[0]	R/W	Soft_Reset	Soft Reset: W	/rite 1 to reset initial values for comb filter

### 3.8.31 Comb Filter Noise Status

	ss Offset: It Value:	7Fh 00h	Access: Size:	Read only 8 bits	
Bit	Access	Symbol	Description		
[7:0]	R	CombF_Noise	Noise indicator. Larger values indicate noisier signals. CombF_Noise can be used with P2_05h and P2_3C[3]		

#### 3.8.32 Luminance Peaking Control

	Address Offset: Default Value:			Read/Write 8 bits
--	-----------------------------------	--	--	----------------------

Bit	Access	Symbol	Description		
[7:6]	R/W	RESERVED			
[5:4]	R/W	PEAK_RANGE	Luma peaking enhancement during decoding		
			PEAK_RANGE[1:0] Peak Range Value		
			0 1		
			1 2		
			2 4		
			3 8		
			Ypeak = Y + YH *(peak_gain/peak_range),		
			where Y is the luma and YH is the high frequency luma only		
[3:1]	R/W	PEAK_GAIN	The gain of peaking filter		
[0]	R/W	PEAK_EN	Luma peaking control enable.		
			0 = Disable		
			1 = Enable		

#### 3.8.33 Comb Filter Configuration

Address Offset: 82h Default Value: 42h

Access: Read/Write Size: 8 bits

Bit	Access	Symbol	Description	
[7]		RESERVED		
[6]	R/W	PAL_ERR	Reduce phase error artifacts in the comb filter's luma path. Set for VCR signals	
[5]	R/W	PERR_AUTO_EN	1: Turn on PAL_PERR when VCR input is detected 0: None	
[4]	R/W	COMB_PAL_WBAND	The bandpass filter used in the comb-filter when input is PAL	
[3:2]		RESERVED		
[1:0]	R/W	PAL_SW_LEVEL	PAL switch level. Higher level for noisy signals.	

## 3.8.34 Chroma Lock Configuration

Address Offset:	83h	Access:	Read/Write
Default Value:	6Fh	Size:	8 bits

Bit	Access	Symbol	Description
[7:4]	R/W	Lose_Chroma_LkCnt	The time period to adjust Chromakill, Higher values are more sensitive to losing lock
[3:1]	R/W	Lose_Chroma_level	Level of Chromakill.
[0]	R/W	Lose_C_Ckill	1: When ChromaLock is lost, Chromakill takes action 0: None

# 3.8.35 Component Chroma LPF

	ss Offset: It Value:	C1h 00h	Access: Read/Write Size: 8 bits		
Bit	Access	Symbol		D	escription
[7:1]	R/W	RESERVED			
[0]	R/W	CMPV_CLPF	Used for YPbPr video 1: Enable chroma LPF 0: Disable chroma LPF		

# **4** Electrical Characteristics

### 4.1 Digital I/O Pad Operation Condition

	Table 4-1 Digital I/O Operation Condition			
	Parameter	Min	Тур	Max
VDD18	Digital Core Power Supply	1.62V	1.80V	1.98V
VDD33	Digital I/O Power Supply	3.0V	3.3V	3.6V
VIL	Input Low Voltage	-0.3V		0.8V
$V_{IH}$	Input High Voltage	2.0V		5.0V
$\mathbf{V}_{\mathrm{T}^{+}}$	Schmitt Trigger Low-to-High Threshold	1.44V	1.58V	1.71V
$\mathbf{V}_{\mathrm{T}^{+}}$	Schmitt Trigger High-to-Low Threshold	1.09V	1.19V	1.31V
$\mathbf{I}_{\mathrm{I}}$	Input Leakage Current@ V=3.3V or 0V			$\pm 1  \mu  A$
Ioz	Tri-state Output Leakage Current@ V ₀ =3.3V or 0V			$\pm 1  \mu  A$
Iol	Low level Output Current@ Vol=0.4V			
	2mA	2.1mA	3.4mA	4.2mA
	4mA	4.2mA	6.9mA	8.6mA
	8mA	8.4mA	13.9mA	17.2mA
	12mA	12.5mA	20.8mA	25.8mA
Іон	High level Output Current@ Von=2.4V			
	2mA	3.0mA	6.2mA	10.0mA
	4mA	5.7mA	11.6mA	18.6mA
	8mA	9.5mA	19.4mA	30.9mA
	12mA	13.3mA	27.1mA	43.3mA
$\mathbf{R}_{PD}$	Pull-up resistor	74KΩ	104KΩ	177KΩ
Rpd	Pull-down resistor	62KΩ	90KΩ	176KΩ

Note:  $R_{PD}$  and  $R_{PD}$  are always present no matter normal operation or power down mode is enabled. A typical 30~40  $\mu$  A false leakage current which is resulted from  $R_{PD}$  and  $R_{PD}$  when a tester forces I/O to 3.3V or 0.0 V.

## 4.2 AC Characteristics

(DVDD=AVDD=1.8V; AVD33R=AVD33G=AVD33B=3.3V; VREFIN=1.235V; RL=37.5ohm; CL=10pF; RSET=386ohm; Temp =75oC, unless otherwise noted)

Table 4-2 DAC Parameters						
Parameter	Sym	Min	Тур	Max	Unit	Condition
CK period	Tck	5			Ns	
CK to valid output	Tdelay			0.5*Tck+2	Ns	
Output rise time	Tr			4	Ns	10% to 90% IOFS; assume no package inductance. 90% to 10% IOFS;
Output fall time	Tf			4	Ns	assume no package inductance.
Output settling time	Tsettle			TBD	Ns	assume no package inductance
Glitch energy					pvs	assume no package inductance
DAC to DAC crosstalk			TBD	-	Db	

## 4.3 Analog Processing and A/D Converters

#### Table 4-3 ADC Parameters


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Zi	Input impedance, analog video inputs	By design		500		kΩ
Ci	Input capacitance, analog video inputs	By design		10		pF
Vi(pp)	Input voltage range†	Ccoupling = $0.1\mu$ F	0		0.75	Ň
∆G	Gain control range		0		12	dB
DNL	DC differential nonlinearity	A/D only		±0.5		LSB
INL	DC integral nonlinearity	A/D only		±1		LSB
Fr	Frequency response	6 MHz		-0.9	-3	dB
SNR	Signal-to-noise ratio	6 MHz, 1.0 Vp-p		50		dB
NS	Noise spectrum	50% flat field		50		dB
DP	Differential phase			1.5		
DG	Differential gain			0.5%		

#### 4.4 Absolute Maximum Rating

#### **Table 4-4 Min AND Max Temperature**

	Parameter	Min	Max	Unit
Topr	Operation Temperature	-30	+85	°C
Tstg	Storage Temperature	-65	+150	°C

## 5 Package Dimensions



# 6 Ordering Information

Т	able 6-1
Part No.	Package
T118B	64 LQFP

# 7 Revisions Note

Table 7-1				
Revisions	Description of changes	Date	Note	
0.1	First draft	AUG. 25, 2005		
0.2	Enhanced DAC	JAN. 06, 2006		
	1			

# 8 General Disclaimer

#### Disclaimer

This document provides technical information for the user. The information furnished by Terawins Inc. believed to be accurate and reliable. However, this document subject to change without any notice. The customer should make sure that they have the most recent version. Terawins Inc. holds no responsibility for any errors that may appear in this document, and Terawins, Inc. does not assume any responsibility for its use, nor for infringement of patents or any other rights of third parties.

#### **Copyright Notice**

This document is copyrighted by Terawins Inc. All rights are reserved.

This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine readable form without prior written consent from Terawins, Inc.

#### Trademark Acknowledgment

Terawins is the Terawins Logo.

VESA is a registered trademark of Video Electronics Standards Association. All other trademarks are the property of their respective companies.

#### Life Support Policy

Terawins' products are not authorized for use within Life Support Systems without the specific written consent of Terawins, Inc. Life support systems are systems which are intended for support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user. A critical component in any component of a life support system whose failure to perform can be reasonably expected to cause the failure of the life support system, or to affect its safety or effectiveness.

## 9 Contact Information



**Taipei Office** 4F-6, No.716, Jhongjheng Road, Jhonghe City, Taipei County, 235 Taiwan

Tel:	(02) 8227-8277
Fax:	(02) 8227-8333
Email:	techsupport@terawins.com
Web:	www.terawins.com

Terawins, Inc.